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ABSTRACT
FAST TRANSIENTS IN NON-VOLATILE RESISTIVE MEMORIES (RRAM) USING
TANTALUM PENTOXIDE AS SOLID ELECTROLYTE
Pragya Rasmi Shrestha
Old Dominion University, 2013
Director: Dr. Helmut Baumgart

The semiconductor electronics industry has followed M oore’s law austerely since 1965
fueling the microelectronics revolution and major technological advancements. Over the
recent decades, the semiconductor industry has proven to be very successful, particularly
by scaling the geometry o f devices ever smaller. The device scaling has been very
effective

in boosting productivity yielding

astonishing

integration levels while

simultaneously dramatically dropping the price per bit. However, the future o f device
scaling remains unclear. It is certain that device scaling will face severe reliability, cost
and energy issues in the future. Therefore, there is a need to identify alternative
technology platforms. Reconfigurable devices are considered as one o f the key
alternatives.
However, the widespread aggressive acceptance o f reconfigurable devices in the
semiconductor industry faces many different challenges. One o f the major challenges is
the size o f the switching matrix. One solution to overcome this challenge is to replace
the present SRAM (Static Random Access Memory) switch with a non-volatile resistive
memory switch. Some o f the advantages o f these switches are low cost, CMOS
compatibility and simple structure.

Given such advantages, it is essential to elucidate the working principle as well as the
reliability issues. Since these non-volatile resistive switch devices are new to the
semiconductor electronics industry, it is crucially important to explore novel structures
for improved device architectures and to develop adequate measurement techniques to
inspect and characterize these novel resistive switch devices. In this thesis, novel
structures o f RRAM devices with constricted electrode area close to the size o f a single
conducting filament o f around 10 nm have been explored to improve device performance.
Also, new measurement setups have been developed and proprietary test circuits have
been designed, built and tested in order to acquire accurate and reliable data to investigate
device performance. Some o f the notable achievements o f the developed measurement
setups are measurement capability o f switching transient with accuracy o f 4 ns, high
resistance measurements up to 1.6 GQ, accurate endurance test within 1 ms/cycle and
limiting current during SET to < 20 pA without noticeable overshoot within 500 ps.
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CHAPTER 1

INTRODUCTION

1.1

Background

Recently resistive switches have gained much attention and popularity in the field of
memory technology [1-5]. These two terminal devices are excellent candidates for non
volatile memories due to their simplicity, small size and low cost [6]. Due to similar
reasons mentioned for memory devices, these devices also have the potential to work as
high performance switches for interconnect architectures [7].
These two terminal devices switch from a high resistance to a low resistance state by
applying voltage across the two electrodes o f a Metal-insulator-Metal structure. These
structures can change their resistance state from high

(R o ff)

to low

(R on)

the voltage applied. Some o f these devices can switch their state from

depending on

R o ff

to

R on

and

vice versa with the same voltage polarity, and consequently, they are named unipolar
switches. The other kind o f resistive switches are able to switch their state only by
reversing the voltage polarity and therefore are known as bipolar switches. This
dissertation is investigating bipolar switches with a CuyT^Oj/Pt stack, where Ta 2 0 s
serves as the solid electrolyte.
In a very simple scenario, switching in bipolar resistive devices is attributed to the
migration o f metal ions, which either form a metal conductive filament or dissolve it by
diffusion o f the ions depending on the polarity o f the externally applied electric field. A
solid electrolyte is sandwiched between two metal electrodes as shown in Figure 1. One
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o f the metal electrodes is inert and the other electrode oxidizes quickly to form the
required metal ions. These ions are made to migrate from the oxidizing metal electrode
towards the inert metal by applying an appropriate voltage to form a dendritic metal
filament. The two metal electrodes are shortened when the growing metal filament
reaches the other inert electrodes. This causes the device to change its state to low
resistance. This is termed the SET process. When the reverse voltage is applied, the ions
diffuse in the opposite direction and move away from the inert metal electrode. This will
lead to the dissolution and break-up o f the conducting metal filament and thus changing
to the high resistance state. This is termed the RESET process. Since the voltage applied
to change the state from one to the other is reversed, it is a bipolar switch.
An example o f Banno et al is used to explain the working o f the Pt/T^O s/C u device
stack. The Ta20s solid electrolyte is sandwiched between the Pt and Cu electrodes [8],
Here the Pt electrode serves as the inert electrode and the Cu electrode provides the ions
to form the metal filament. When a positive voltage is applied at the Cu electrode, an
electro-chemical reaction takes place at the interface between the Cu and Ta20s to form
positive Cu+ ions. Because of the applied electric field between the two electrodes, the
Cu+ ions migrate towards the negatively charged Pt electrode. At the Pt electrode, these
Cu+ ions are reduced to form Cu precipitates. These Cu precipitates now start to grow
directionally from the Pt electrode along the electric field lines to form a dendritic
filament that eventually touches the Cu electrode to form a low resistance Cu bridge
between the two electrodes (termed SET). When a reverse polarity is applied; i.e. when
negative voltage is applied to the Cu electrode, the diffused Cu+ ions in the electrolyte
move towards the negative Cu electrode dissolving and breaking up the existing metal
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filament short between the two electrodes.

This results in the high resistance state

(termed RESET).

Figure 1. Formation and dissolution o f a conductive metal filament in a nano-crossbar
switch fabricated with solid electrolytes.

These low and high resistance states can be seen by applying voltages lower than the
RESET and SET voltages o f the switch. Therefore, the sensing o f the state is non
destructive. The low resistance state is retained until the metal filament has been
dissolved and broken; i.e. when the RESET voltage is applied. The same is true for the
high resistance state. Therefore, the resistance state acquired by the device is non
volatile. This constitutes a significant advantage o f resistive switches in comparison to
conventional memory devices like DRAMs.
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1.2

Motivation

From the above discussions it is clear that resistive switches are simple in structure, and
furthermore CMOS compatible and non-volatile. All o f these advantages render
resistive switches plausible candidates for future memory device technologies and
interconnect switches for reconfigurable devices. The following section provides an
overview o f the present status o f the existing memory technologies and reconfigurable
device technology. The need for novel technology approaches in the field o f resistive
switches is discussed.

Memory Devices
The memory industry has come a long way from the early magnetic and mechanical
memory devices to the prevalent solid-state storage device. The modem Solid-State
Devices (SSDs) are preferred due to significant advantages like size, noiseless, reduced
cost, higher speed, improved reliability etc. SSDs can be divided primarily into volatile
and non-volatile memories. Volatile memories lose all stored information when the
system power is turned off, whereas non-volatile memories do not lose their information.
Non-volatility is always a desirable advantage as these memories do not require another
memory to store the data.

Flash Memory
Flash memory is a non-volatile memory. It gained much attention and became a game
changer in the SSD [9], Thus far, the biggest advantage o f flash memory has been its
small size. Flash memory consists o f a single transistor cell with a double gate as shown
in Figure 2. The memory state of flash memory is defined by the voltage shift due to the
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charge stored in the floating gate.

Flash memory can have relatively high density,

therefore it is compact and inexpensive to fabricate [10]. Most of the time flash memory
is used as a data storage device due to its slow operating speed 1 ms and 0.1 ms for write
and read respectively [11].

Control Gate
Blocking Oxide
Floating Gate
Tunneling Oxide

p-type substrate

Figure 2. Schematic depiction o f a Floating Gate (FG) flash memory [10].

However, some critical issues may work against it in the future due to device scaling. As
the device size decreases so does the charge in the floating gate. This lowers the threshold
voltage shift margin, making it less reliable. The next significant issue is the power. It is
always desirable to decrease the operating voltage o f the device. But for flash memory
there is a limit up to which this can be done due to reliability issues like bit error,
retention time [12] and low operating speed [13].
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Dynamic Random Access Memory (DRAM)
The Dynamic Random Access Memory (DRAM) is a volatile memory that consists of
one capacitor and one transistor memory cell. A schematic of a 1-transistor- 1-capacitor
(IT -1C) DRAM cell is shown in Figure 3. The memory states for a DRAM cell are
represented by two charge storage levels o f the storage capacitor.

DRAMs gained

popularity due to its simple structure and fast write/read time of tens o f nanoseconds.

Wordline
Transistor

Bitline

Storage
capacitor

Figure 3. Schematic o f a IT -1C DRAM cell [14].

DRAM memory cells have the advantage o f very fast access but they suffer from high
refresh rates and poor scalability. In DRAM cells, the digital memory data bits are stored
as electrical charge in the capacitor. However, the charge in the capacitor leaks due to
leakage currents, which causes the stored data to be lost. Therefore the electrical charge
in the storage capacitor has to be refreshed to its original level every 5-10 ms. DRAM
operation requires an external circuitry block to refresh the DRAM cells. This DRAM
refresh circuitry design requirement comes with a huge area and power loss. The poor
scalability o f DRAM cells is due to the capacitor. The storage capacitor should have the
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capacity to hold a sufficient charge for sensing the charge state during the read and write
cycles. Therefore, the size o f the transistor can be readily decreased but it is much more
difficult to decrease the size o f the capacitor because of the need to maintain a critical
minimum capacitor charge.
From the above discussions, it can be deduced that the conventional memory technology
will reach the scalability limits in the near future. Therefore, it is critically important to
research and develop novel memory device technologies to ensure a smooth transition to
successor technologies when the current conventional memory technologies have reached
their physical limits. There are various emerging memories such as MRAM (Magnetic
RAM), PCM (Phase Change Memory) and RRAM (Resistive RAM or resistive switches)
that are being explored as replacement and successor technologies to the abovementioned conventional memories. Among these newly emerging memories, RRAM
seems to be a very promising technology [11, 15, 16].

R econfigurable D evices
So far, the microelectronics industry has used device scaling for many decades to achieve
the expectations o f “M oore’s Law” [17]. In addition, device scaling according to
Dennard’s scaling theory is holding true in achieving high operating speed and high
efficiency. Device scaling for relentless productivity increase has been used so
aggressively in the semiconductor industry that the utilization of the devices for better
performance has been ignored. The devices fabricated so far have not been used to their
full potential. If the efficiency o f the devices can be increased with same scaling factor,
the industry will be able to delay the inevitable demise o f Moore’s Law. Researchers [7,
18] have suggested that appropriate architectures can be used to obtain faster and more
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efficient systems with the same devices. Presently system designers are kept busy
exploring such architectures for better performance without making changes at the device
level. Reconfigurable devices are one o f the tools that the system designers use to solve
the architectural intricacies. Reconfigurable devices have the remarkable ability to adapt
to usage. This characteristic can be employed advantageously to modify the devices
according to the application with the least energy and time consumption. This can be
viewed as the backbone to amplify efficiency.
One example o f such use o f reconfigurable devices is the partition o f the embedded
system [18]. In this case, the embedded system is partitioned into software and hardware
tasks. The hardware code is capable o f performing a task in a single clock cycle which
otherwise would require several clock cycles due to the large set o f instructions in the
software. The codes that are most often used are identified and converted into the
hardware codes. Doing so increases the speed o f the task performed and simultaneously
decreases the energy consumption.

For instance, the microprocessor consumes

significantly more power to perform a small task than when the same task is being
performed by the hardware code. In addition, more energy is needed to power the
microprocessor and all tasks that need to be executed at the software level take more
time. Therefore, keeping the microprocessor in a standby mode, while the tasks are being
performed by the hardware code, saves time as well as energy.
Another area that is going to benefit from reconfigurable devices is the device reliability.
As mentioned earlier, the reliability o f the devices becomes questionable with massive
and aggressive scaling o f solid-state devices (SSDs). This leads to more energy
consumption, and increased effort and cost to obtain reliable devices. This fundamental
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problem can be avoided by using less reliable devices but with better performance [19].
At first glance, this may not sound intuitive or logical, but this is precisely what the
appropriate use o f reconfigurable devices can achieve. This astonishing task can be
performed by rerouting the data signals from the defective paths. The key is capitalizing
on the ability o f reconfigurable devices to rearrange according to the requirements. It
should be noted that the part o f the system that checks for the errors should be very
reliable and in parallel to other methods such as redundancy, which should be used for
errorless performance.
These examples suggest that reconfigurable devices are poised to play a very important
role in the future o f microelectronics for the semiconductor industry. Until recently, there
were technological challenges and difficulties that prevented reconfigurable devices from
being widely used. Some o f these challenges are:
•

Increased application design complexity

•

Limited applications

•

Compilation time

•

Device cost

The most important challenge would be the limited application. If the potential
applications are limited, then there is no incentive in undertaking a big effort to develop a
new separate system to achieve better performance. The reasons for such limited
applications are slow clock frequency due to the routing delays, size and fast
computations. The root cause for all these technical problems is the switching matrix that
controls the routes o f the signals.
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Let us take an example o f a Field Programmable Gate Array (FPGA) shown in Figure 4
[20]. An FPGA has two important blocks, namely, the configurable logic block (CLB)
and the switching block. The picture shown here is a simple representation o f the
embedded system. This is quite misleading as the switching blocks are very large
compared to the CLBs and account for 70% o f the total area [7], The actual picture o f a
single switch is shown in Figure 4 b). A single switch consists of a six-transistor SRAM
(Static Random Access Memory) cell with a pass transistor and memory to keep the state
non-volatile.
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Figure 4. a) Simple schematic representation o f logic blocks and switching blocks, b)
Each intersection consists o f number o f programmable switches, c) example o f a
conventional 6 transistor SRAM cell for each switch.

Two important effects and consequences o f using SRAMs are; 1) the high ON resistance
and 2) the long lengths o f interconnects due to the large area. Therefore, the RC delay o f
the circuit is very high. To minimize this delay, the use o f switches is minimized as much
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as possible. One way to do this is by increasing the granularity o f the architecture i.e. the
size o f the logic block is increased instead o f the switching block, so that most o f the
operation can be performed by a single logic block. This limits the application o f such
systems as the utilization is low i.e. more energy is required to perform minor operations
due to the large grain size. Therefore, the design o f the FPGA requires calculation o f the
optimum point where the utilization and the RC delay congregate. Because o f such large
RC delays, the clock frequency o f the system cannot go very high and is compromised
instead. This again limits the application, as slow clock frequency might not be desirable
to the vast number o f applications.
It is therefore clear that the switch size is the major challenge that prevents the wide use
o f reconfigurable devices [7]. This problem can be solved by employing a nano-crossbar
two terminal switches architecture that significantly brings down the size o f the switches
in the switching matrix. It should be noted that since these switches can be fabricated by
stacking the electrode and solid electrolyte along with the crossing interconnect system;
this architecture can reduce the switch to almost miniscule size.

Basic Ob jectives o f a High Performance Switch
The overriding objective for a high performance switch is to obtain a high endurance,
long retention time, high

R o n /R o f f

ratio, low On resistance and size comparable to the

interconnect. All o f this can be controlled if the working mechanism o f the new switch
device is well understood.
•

High R off: The off resistance should be as high as >1 GO to insure that no signal
is being passed from one block to the other.
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• Low R on: The Ron is expected to be below 1 kH to beat the input resistance of
the present SRAM switch to decrease the routing delays.
• Size comparable to interconnect: The size is expected to be around the size of
interconnect for ease of fabrication and to prevent any extra area o f Si being
required.
• SET/RESET time: The switching time should be aimed to <100 ps.
• Current retention time: Contrary to the conventional memory devices, where the
signals are used for switching and sensing, for switch purposes only the devices
should be able to handle current flow through it for longer timeframes. The reason
for this is that the current has to flow through the switch in order to complete the
circuit. The current that can be flowing through the switch without changing the
state of the switch is aimed to be > 200 pA.
• High endurance: High endurance is important because it is being aimed to build a
reconfigurable device capable o f rerouting and checking the reliability o f the
devices. Therefore, the reconfigurable device should be in good position to be
switched for a very large number o f switching cycles. As a rule o f thumb, a start
value can be taken to be 104 cycles.

1.3

Literature Review

Materials
Numerous materials such as CuS, SiC>2 , Ag-Ge-Se,Ge-S, TaOx, TaSiO, Hf02 [21-30]
have been investigated for solid electrolyte switching, where one electrode is inert and
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the other oxidizable. In all the above-mentioned solid electrolytes systems either Cu or
Ag is used as the oxidizing electrode. These devices are bipolar in nature, thus the
switching is attributed to the mobile metal ions in the electrolyte forming conducting
metal filaments. The use o f SiC>2 does seem very tempting due to its well proven
compatibility with CMOS processing [22] and Si02 being the most widely used and best
understood insulating material. The endurance achieved with Si02 is also very high and
can reach 107. Though the endurance and CMOS compatibility is excellent, the
R o ff

Ron

and

distribution does not seem very convincing. Most o f the results o f these devices lack

the controllability o f the voltage used for switching. In the case o f CuS solid electrolyte,
the switching voltage is below +/- 0.2V[31]. On the other hand, Ta20s

shows very

promising results with controllable switching voltage and better distribution o f Ron and
R o ff

and good endurance [25].

Resistive Switches with Ta20s
Ta 2 0 5 has been extensively studied for the past four decades resulting in efficacies in
multiple areas o f the semiconductor industry [32]. Early research on the material was due
to its high antireflective index and its use as antireflective coating for solar cells and as
interference filters for optical devices [33, 34], It has also been extensively investigated
as a dielectric candidate for the DRAM capacitor cell81' 82 and as gate dielectrics [35] due
to its high dielectric property (k=25). Recently, it has gained popularity in the field o f
resistive switches as well. Ta 2 0 s as well as its sub-oxides that have been investigated
show promising results.
Banno et al has analyzed a C u /I^ O s device in detail [36] and published many
measurements investigating retention time, endurance time and repeatability. The device
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is a lot more stable and consistent for AC signals. The devices are made to switch at
lower current as required by the ITRS (International Technology Roadmap fo r
Semiconductors) [37]. Lowering the current leads to a higher Ron o f 800 Q. However,
this is still better than the (lk-2k) resistance o f conventional SRAM [38].
Thus far, the switching characteristics o f the device seem to be very promising though the
actual working principle o f the device has yet to be discerned. Sakamoto et al suggested
that the conducting filament formed in the solid electrolyte is a discontinuous metal
filament.24 He is proposing that the conduction is not solely due to the metal precipitates
alone because the filament is comprised o f metal islands in the insulator [25]. The
variability in resistance values obtained for each switching cycle is attributed to the
lengths o f the electrolyte gaps between the metal islands forming the discontinuous metal
filament. His hypothesis has yet to explain how the metal ions can be reduced
spontaneously in the middle o f the solid electrolyte far removed from the inert metal
electrode.
A large amount of scientific literature on resistive memory suggests the possibility of
more than one mechanism operating in the same materials system. One paper proposes
conduction in Ta20s solid electrolyte due to Cu interstitials and shows that there is less
contribution from oxygen vacancies [39], whereas the majority o f the literature papers
suggest

oxygen vacancies or metal diffusion to be responsible for forming the

conductive metal filament bridges [40-46] in solid electrolyte systems.
Crossbar switching devices fabricated with Tantalum Pentoxide (Ta20s) and its sub-oxide
have been shown to exhibit high switching endurance. Endurance as high as 1010 cycles
has been reported for TaOx device with low

R o f f /R o n

ratio o f 15 [47].
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Issues Related to Resistive Switches
Most of the researchers in the resistive switches field are more concerned about the non
uniformity in device performance. In the vast literature on resistive switches, it is clearly
mentioned that these devices suffer device-to-device as well as cycle-to-cycle non
uniformity in switching characteristics [4, 48-60], The affected device parameters are
OFF resistance, ON resistance, switching times, switching voltages and forming voltages.
Variability in these parameters is attributed to random filament formation, non-uniform
annihilation o f filament and current overshoot. Many efforts have been made by
researchers to understand the switching mechanism [50] to improve performance. The
biggest issue here is the complete lack o f a precise understanding o f the switching
mechanism o f these devices.

Switching Mechanisms
Various switching mechanisms o f resistive switches have been addressed in the literature.
Most commonly discussed are formation mechanisms o f the conductive metal filament
[22, 38, 61-65] and the aligning o f oxygen vacancies [66-69]. Other mechanisms such as
redox reactions at the metal and oxide interface [70], conduction due to metal interstitials
[39] and thermochemical [71, 72] reactions are also discussed. It has been shown, that in
a material system more than one mechanism might be responsible for switching [39].
More often metal ion migration due to electrochemical effects is thought to be the
dominant mechanism in materials systems involving oxidizing metals such as Cu and Ag.
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R andom Filam ent Form ation
It has been shown that the conduction in a two terminal crossbar switching device with
solid electrolytes takes place through a localized filament o f a few nm in size [73], where
the position of the filament is random. Therefore, the variability of the device parameters
are attributed to this randomness o f filament location [4, 48-60]. This random formation
o f the conductive path

has been well depicted by Guo et al [64]. To minimize the

variability in device performance due to random conduction paths several techniques
have been considered. Some of these optimization techniques are introducing interfacial
layers[28, 74, 75] and doping o f the insulating electrolyte layer [44, 48, 55, 76].

Non-uniform Annihilation o f Filament
It is not solely the formation o f the filament, which is random. However, the annihilation
or dissolution o f the formed metal filament is equally non-uniform and random. It is very
difficult to estimate the exact spot in a conducting filament at which the rupture takes
place [38, 49]. There is no guarantee that the filament will break at the same spot for
every switching cycle [77]. Based on the experimental data this is highly unlikely. Some
o f the measurable effects o f this non-uniformity are: 1) variation in the off resistance and
2) variation in switching time for the next cycle.
The time o f dissolution of the metal filament depends on the diffusivity o f the particular
electrolyte being used [78, 79], Therefore, multiple layers o f electrolyte with different
diffusivity can be used in order to aid localization and to reduce the variability o f the
metal filament formation and dissolution process. The filament dissolves sooner when the
electrolyte has higher diffusivity. Therefore, the point o f metal filament dissolution can
be controlled by controlling the placing o f the electrolyte layer with the higher
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diffusivity. Sakamoto et al [77] have shown

much better uniformity is achieved by

placing the higher diffusivity electrolyte layer closer to the inert electrode. Other
techniques that have been explored to improve the uniformity o f the process is by
switching partially broken filaments [49]. This approach does improve the uniformity of
switching and OFF resistance values but at the cost o f a lower ON and OFF resistance
ratio.

Current Overshoot
It is important to limit the current through the device during SET operation. Otherwise,
the high current through the tiny conductive filament may prove to be detrimental to the
device. Therefore, a current compliance is applied during SET. Typically, current
compliance is achieved using 1T1R (1-Transistor 1- Resistor), 1D1R (1 Diode 1
Resistor), 1R (1 Resistor) RRAM configurations or a conventional parametric analyzer
[51, 61, 80, 81]. With a simple parameter analyzer, the current can be limited reasonably
well below the set current compliance but still suffers from an initial current overshoot.
This detrimental current overshoot occurs during the finite settling time required for the
parametric analyzer to achieve the current compliance [81-83]. Even more rudimentary
compliance circuits consisting o f a diode [51] or single resistor [82, 83] also show current
overshoot due to inherent parasitic capacitance. It has been shown that the increased
reliability o f these devices is linked to better control over the current overshoot during
SET process [80, 81, 84], This high current overshoot during SET is also cited as the
primary cause o f high RESET current [81],
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1.4

Thesis Objective and Overview

Due to its remarkable potential to replace the present memory devices and the high
performance switches, a tremendous number o f research papers has been published on
resistive memories. Despite such effort, resistive memory has not made its way to the
production. For production, tighter distribution of device performance and high energy
efficiency o f device is very crucial. The primary objective o f this thesis is therefore to
improve the device performance, where the wide distribution of the device performance
and high RESET current are the key issues. Wide distribution is attributed to the random
filament formation and annihilation as well as the current overshoot during SET. High
power consumption due to the high RESET current is attributed to the current overshoot
during SET. Given below are some o f the key techniques discussed in the thesis that were
used to improve and understand the overall device performance:
A novel structure with minimal size (-1 0 nm) close to the size o f the conducting
filament was fabricated to eliminate the random filament formation. Various
novel fabrication techniques were developed to achieve the desired structure.
To better understand the switching mechanism electrical measurement setup
capable o f transient measurements during switching was developed, an endurance
measurement setup with precise transient measurement along with accurate high
resistance measurement was also developed.
To obtain better control over the current overshoot an innovative current
compliance circuit was developed.
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CHAPTER 2
DEVICE FABRICATION

As mentioned in the previous section, large numbers of materials systems have been
tested for resistive switches.

For this thesis research, the Ta20s and Cu system are

chosen due the promising results mentioned in section 1.3.
The crossbar switch devices for this study have been fabricated in the state-of-the-art
“Center for Nano-scale Science and Technology” research facility inside NIST. A
number o f fabrication tools and fabrication techniques have been used to achieve
improved device performance. During fabrication, the individual process steps were kept
as simple as possible. A large number o f required fabrication techniques and clean room
processes did not exist at this facility and had to be developed for this crossbar switch
device study. Some newly developed device processes achieved superb outcome whereas
others had to be left out due to the process complexities and time constraints. Ample
numbers of clean room inspection tools were also used to inspect and to characterize each
individual process step during device fabrication, as well during process development.

2.1

Fabrication Tools

Deposition
Sputtering has been used as deposition techniques for most o f the films during device
fabrication. During sputter deposition many parameters such as substrate bias, chamber
pressure, substrate temperature, sputtering energy, gas flow in the chamber etc. can be
modulated. These parameters can be changed accordingly to achieve desirable film
characteristics [85]. For this reason, sputtering technique was chosen to deposit most of
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the films used in the device. The bottom Pt electrode along with the Ta adhesion layer,
Ta 2 C>5 and the Cu top electrode were all sputtered deposited. E-beam evaporation was
used to deposit the Cr hard mask. For excellent conformal step coverage during SiaN4
spacer deposition, Plasma Enhanced Chemical Vapor Deposition (PECVD) was used
[86]. Si3 N 4 was used as a spacer and insulator that defines the device area.

Etching
Parallel plate diode reactive ion etching (RIE) and inductively coupled plasma (ICP)
etching were used to etch Si3 N 4 and the Cr hard mask. RIE is also used to remove resist
(Descum). O 2 plasma descum process was used to etch and remove photoresist. RIE is a
simple plasma-etching tool where the anisotropy depends on factors like chamber
pressure during deposition, power and etching gas. The ICP etcher was used for higher
etch rates and anisotropy along with low voltage bias [86].

Patterning
For large structures, photolithography was used (<1 pm). Nano-imprint was considered at
one point to obtain small devices <100 nm, but this approach was abandoned due to the
complexities in the process. Larger patterns obtained by photolithography were reduced
to achieve features below 1 pm using self-aligned spacer techniques.

Photolithography
Photolithography was used to achieve >1 pm resist patterns. The resist patterns were used
for either etch or lift off to obtain the thin film patterns. LOR 3A (Lift O ff Resist) with
positive photoresist S 1813 was used for lift off. This is a two-layer lift off process as
shown in Figure 5 (http://microlab.berkeley.edU/labmanual/chapl/l.3.html#_ MOD _18).
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The top layer is a positive tone photoresist and the bottom layer is a lift off resist that
dissolves in the developer. During the developing steps, only the exposed area o f the top
resist is removed thus making way for the developer to get to the bottom LOR layer. This
creates an undercut below the upper resist pattern. When a thin layer is deposited on the
pattern, it is not continuous due to the discontinuous bi-layer pattern. These voids provide
a path for the resist removal to lift off the resist and to achieve a clean pattern (Figure 5).
Since a discontinuous film is expected for clean lift off, it should be noted that the
thickness o f the metal to be lifted off should not exceed 70% o f the thickness o f the
bottom LOR 3A resist. In order to obtain a clean pattern with a thickness o f 200 nm, the
LOR resist thickness should be above 300 nm. The LOR 3A resist is therefore spun on
the substrate at 3000 rpm to achieve the thickness o f about 300 nm.

S u b stra te

P o sitiv e p h o to r e s is t

L ift o f f resist

Figure 5. Formation o f voids during deposition o f thin film makes it easy for the
photoresist remover to get into the thin film for clean lift off.
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Nano-imprint
Nano-imprint was explored to achieve smaller devices. Nano imprint is a lithography
technique capable o f patterning nano-structures with sizes comparable to 25 nm with 70
nm pitch on a large area with low cost and high throughput [87]. A mold with specifically
designed nano-structures is used to imprint these structures on to the resist. This is
accomplished by heating the resist to its glass transition temperature during imprint. The
resist becomes much less viscous causing it to easily take the form o f the mold. A simple
schematic o f a nano-imprint process flow is depicted in Figure 6 a). Formation o f such a
structure is shown in Figure 6 b). It can be seen from the image that there is a residual
resist o f 120 nm left in the compressed area.

24

R e sist

Substrate

Remove
Mold

T h erm a l R e s is t

CNST

Figure 6. a) Integrated Nanoimprint process flow [88] and b) SEM image o f formation o f
nano-structure after nano imprint.
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RIE Oxygen plasma (O 2 ) ashing was used to remove this residual resist. The details of
the RIE etch recipe and the outcome o f the resist etching are shown in Figure 7. The
power used for the plasma ashing etching process was optimized to achieve good
anisotropy, as well as to avoid any energy transfer to the resist. The energy transfer leads
to heating o f the resist, which needs to be avoided in order to prevent resist deformation.
The resist used for nano-imprint technology is heat sensitive and, therefore, has a
tendency to deform at higher temperatures.
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Mold Preparation

Due to the unavailability o f a nano-imprint mold with nano-holes at NIST, a nano-imprint
mold with nano-pillars was fabricated. Silicon was used as the mold material.

Si Etching
Si etching with good anisotropic profile is required for mold preparation. Fluorine
chemistry was first attempted using RIE. Based on Gogolides et al [89], SF6 and

C H F 3

chemistry was used. A gas ratio o f 50:50 and 80 W, 160 W and 200 W powers was used
to test the recipe. The details o f the etch process are given in Table 1(Appendix). The
etch profile obtained at each power setting is shown in Figure 8. It can be clearly seen
that the 160 W and 200 W etch recipe achieves a better profile compared to the 80 W
etch recipe. The DC bias increases with the power, which gives rise to more energetic
ions normal to the DC bias. Therefore, these energetic ions provide the horizontal surface
with significantly more energy compared to the vertical sidewalls. Therefore, the recipe
with higher power shows better anisotropy. The 200 W etch recipe was chosen for the
best etch profile.
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Patterns obtained following the etching process are shown in Figure 9. The nano-pillars
using the imprints are vertical. The nano-pillars are tapered at the top and have a wide
foot as demonstrated in Figure 9. In addition, the heights o f the nano-pillars are not the
same for pillars with dissimilar diameters. The shape o f the resist causes this. From
previous sections (Figure 7), it is clear that the shape o f the resist mask is trapezoidal.
The angle o f the trapezoid depends on the size o f the structure. The slope is much steeper
for smaller structures (Figure 10) causing the smaller nano-structure to be eroded sooner
by RIE processing.

Figure 10. Cross-sectional SEM micrographs of resist patterns obtained from nano
imprint technology. The size o f each thermal resist structure is different. The size is
decreasing from a) to e).

In order to limit the dependence o f the etched Si pattern on the resist mask it was
necessary to improve the selectivity o f Si to resist. To improve the selectivity o f Si over
resist, the lower power o f 80 W was used to etch Si. The result o f the Si etching with
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lower power is shown in Figure 11. The SEM cross-sectional results suggest that the
chosen etch recipe is not as anisotropic as expected. Therefore, the idea o f decreasing the
power was abandoned in favor o f a hard mask.
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Figure 11. SEM cross-sectional micrograph highlighting the result o f Si etching using 80
W lower RIE power.

PECVD SiC>2 was explored as hard mask. The details o f the recipe used for deposition
and etching along with the final outcome are shown in Figure 12.
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Figure 12. SEM cross-section delineating the result of Si02 etching using a nano-imprint
resist mask with details o f etching and deposition recipes.

Since the selectivity o f the PECVD SiC>2 hard mask with the resist was unsatisfactory and
the resist profile was not vertical, the underlying etch profile was getting worse. For the
above case Figure 12, 50 nm o f SiC>2 hard mask was used. Complete etching o f the 50 nm
thick oxide hard mask was leading to 50 nm o f horizontal over cut. To reduce the over
cut, the thickness o f the S i0 2 hard mask had to be reduced. For the case o f such a thin
PECVD SiC>2 hard mask, a recipe with very high selectivity between Si and SiC>2 was
required.
Because o f time constraints and the unforeseen process complexities involved in making
the mold and anticipating further difficulties during the nano-via formation, a decision
was reached not to pursue nano-imprint technology further for this study. Critical process
complexities identified while using nano-imprint technology are:

33
Thermal resist is very vulnerable to heat. Therefore, extra care has to be taken
while using it as a mask to etch the layer below it.
The thickness o f the thermal resist is very thin, in the order o f 100 nm. This
renders it highly questionable to use as mask for various layers that need to be
etched. To achieve better etch depth selectivity with the same resist thickness; a
hard mask has to be used instead.
Mask alignment is not possible for nano-imprint. Therefore, the layer that needs
the nano-imprint technique has to be the first layer for the device fabrication. In
our device configuration, this will not be practical for further processing.

Inspection
Profilometer, ellipsometer and reflectometer were used to accurately determine the
thickness o f thin films utilized for device processing. For metals and material whose
composition is not definite, a profilometer was used. For thin films deposited on various
stacks o f layers, SEM (Scanning Electron Microscopy) was used to measure the film
thickness.
SEM microscopy was also used to carefully characterize all the processing steps during
device fabrication. Test and Control samples undergoing the same fabrication process as
the actual device were imaged by SEM in order to inspect all critical process steps. The
test and control samples were cleaved for SEM cross-sectional imaging. The control
samples were patterned with dense holes and lines as depicted in Figure 13. The dense
lines will surely be cleaved revealing the structure o f layers that have been deposited and
RIE etched. The cross-section o f the line provides a measure about the structure that is
being formed but may not give the exact picture the device fabrication. The actual device
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structure might be different from the test structure being formed on a circular structure,
which is similar to the device structure. The dense dots were included in the control
samples. The spacing o f the dots is such that there is a high probability o f cleaving
through one o f the dots.

Figure 13. Dense lines and dots patterned as test structures for SEM inspection o f spacer
technique.

To check the final actual device structure o f a complete device, one o f the crossbar switch
devices was milled using Focused Ion Beam (FIB) to reveal the cross-section. The crosssection of the completed device was then imaged and characterized using high-resolution
SEM microscopy.

2.2

Fabrication of Devices Larger than >1 jam Diameter

A schematic layout o f the array o f device structures designed and fabricated is shown in
Figure 14. The array consists o f a crossbar structure where the active switching devices
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are located at the cross points o f the intersection o f the top and bottom metal line
electrodes. Each individual switching device in the array can be probed via metal pads of
100 pm x 100 pm at the ends o f each crossbar. The bottom Pt layer was first patterned by
lift off technique. Next, the blanket insulator o f S i j ^ was patterned over the bottom
electrode as in Figure 14. Holes were etched on the blanket Si3 N4 layer at the point where
the crossbars will intersect. These define the active device area. This allows the size of
the active area to be independent o f the top and bottom electrode. Subsequently, the
Ta 2 C>5 electrolyte layer and the top Cu electrode were deposited to form the completed
device as shown (Figure 14).

013

N4

Si substrate

Figure 14. Schematic layout o f the final array containing different and varying device
sizes using the catalogue mask in Figure 15.
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Mask design
The mask was designed with four patterns for four layers. The first layer is the bottom
inert Pt electrode, the second layer is the blanket oxide, the third layer contains the solid
electrolyte via points and the last layer is for the top Cu electrode. All these layers are
designed in the same mask using the catalog mask layout shown in Figure 15. The sizes
o f the metal electrode lines vary from 1 pm to 30 pm. The via points are o f sizes ranging
from 1pm x lp m to 20pm x 20pm. There are at least 100 sets of each device after the
complete fabrication. For reliability testing, the mask was specifically designed to
fabricate a large number o f devices in a single processing run. According to the
experimental requirement, certain layers can be skipped. For example Layer 3: Via can
be skipped completely. In this case, the solid electrolyte can be used as the blanket oxide.
The difference here is the device’s size, which will be limited by the top and bottom
metal electrode line size. Devices smaller than 5 pm x 5 pm will be very difficult to test
due to high electrode resistance.
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Figure 15. Catalog mask layout used to accommodate four layers in single mask for a
device array.

Fabrication Procedures

Platinum Deposition
Platinum (Pt) was sputtered to serve as the bottom electrode. Since the adhesion o f Pt to
either Si or S i02 is very poor [90] approximately 40 nm o f Ta was deposited prior to Pt
deposition given in Table 6 as an adhesion layer. Finally, 150 nm o f Pt was deposited
with the experimental conditions listed in Table 7.
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Tantalum Pentoxide (Ta?O s) Deposition
Ta 2 C>5 was also sputtered using a commercial Ta^Os target. The thickness o f the TaaOs
electrolyte layer is 16 nm. The experimental details o f the Ta20s sputter deposition are
given in Table 8. The stoichiometry test for the Ta20s was not accomplished, but
according to the literature, the sputtered Tantalum Pentoxide films are oxygen deficient
[91,92].

Copper (Cu) Deposition
In this study, Cu was always patterned as the top electrode for all switching devices. This
process flow was designed to avoid the use o f developer (MF-319) with Cu, because Cu
reacts with this developer. Initially, the Cu metal electrode was deposited with a very low
deposition rate o f 1.8 A/sec. However, the Cu films deposited under these slow growth
conditions oxidized very fast indicating poor quality. Realizing this deposition rate o f Cu
was then increased almost ten times to 16 A/s to reduce oxygen incorporation during Cu
deposition. This change in the deposition rate improved the quality o f the Cu film but
resulted in poor adhesion to the underlying Ta20s electrolyte layer. In order to improve
the adhesion substrate, RF bias was then added during deposition [85]. The optimum
recipe for a decent quality Cu metal electrode with good adhesion is given in Table 11.

Silicon Nitride (SiiN j) Deposition and Etching
PECVD Si3 N 4 was deposited as the insulator that defines the device area as depicted in
Figure 14. The recipe for PECVD Si3 N 4 deposition is given in Table 14. The recipe given
in Table 3 was used to anisotropically etch the Si3 N 4 in an RIE tool. Anisotropic etching
is desirable to replicate the via size in the mask.
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Sample A
The schematic layout of sample A is shown in Figure 16 (a). The array structure is
obtained by using Layer 1, Layer 2 and Layer 4 shown in Figure 15. Layer 1 was used to
pattern the bottom Pt inert electrode on a Si substrate. The bottom electrode was obtained
by lifting off 120 nm o f sputtered Pt. The deposition rate o f the Pt was about 1.7 A/sec. A
Ta layer o f 20 nm was used for better Pt adhesion. Microposit 1165 was used to lift off Pt
at a temperature o f 78 °C. Layer 2 was used to pattern the Ta205 solid electrolyte layer.
The TaaOs layer was sputtered with 300-watt RF sputter power at 5 mTorr with 50 seem
o f Ar flow. The deposition rate was 1 A/sec and the targeted Ta20s thickness used was 16
nm. Micoposit remover 1165 was used to lift off the Ta20s at a temperature o f 78 °C.
Layer 4 was used for the top Cu metal electrode. The 150 nm of Cu was sputtered at a
rate o f 1.8 A/Sec. Microposit 1165 was used at room temperature to lift off Cu.

40

Sample A

Cu

Thickness: 150nm
Deposition rate: 1.8
A/sec, sputtered

T a/P t
Thickness: 10nm /180nm ,
sputtered

Ta2Os
Thickness: 16nm
Deposition rate: lA /s,
sputtered

Si su b strate

200 ym

Figure 16. a) Schematic layout o f sample A and b) SEM
processed and completed device array of sample A.

CNST

micrograph o f the fully

41

2.3

Fabrication of Pt/Ta20 5/Cu Device with Localized Cu-ion Implantation

Non-volatile resistive memories have gained much popularity in the past few years due to
their simple structure, low cost and high scalability [50]. Despite all o f these advantages,
these devices still suffer from poor distribution o f

R on

and

R o ff

and controllability. This

poor controllability and distribution is attributed to the random formation o f the metal
filament that provides a conductive path through the solid electrolyte in the devices.
Significant research has been performed to improve the distribution and controllability of
the metal filament [92], There are a few groups that have been able to show tighter RoN
and

R o ff

distribution by selective doping o f the solid electrolyte layer in the MIM

structure [48, 55], The doping process, in these cases, has been accomplished either by
diffusion doping or by blanket ion implantation. Better control o f the formation and
rupture (dissolution) o f the conductive path around the dopants is suggested to be the
reason for improvement o f the distribution. This suggests that the distribution o f the
and

R o ff

R on

can be improved by controlling the path and the location at which the formation

and the rupture o f the conductive filament takes place. To further improve the control of
the conductive paths, the doped region should be as close to the site o f a single filament
as possible. The best way to achieve such a structure for a P t/^ O s /C u device stack is by
implanting Cu ions a few nm deep into Ta 2 0 5 solid electrolyte keeping the area o f the
implant closer to the filament site.
To implant the Cu ions into selected extremely small areas, a pattern that opens such a
small hole for the Cu ion implantation and will mask the reminder o f the Ta2Os has to be
designed and fabricated. A schematic o f such a structure is shown in Figure 17 a). Once
the Cu ion implantation has been completed, the masking layer can be removed to deposit
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Cu top electrode. Although the Cu top electrode area is large, the active device area,
where the filament formation and switching takes place, is solely determined by the area
of the Cu ion implantion as illustrated schematically in Figure 17 b).

1On m

10nm

implanted
Cu ions

implanted
(uions

!

Pt

Pt

Figure 17. a) Desired structure for Cu ion implantation and b) complete device after the
removal o f the Si3 N 4 and top Cu deposition.

For this device, the Cu ion has to be implanted with an implant energy as low as possible,
in order not to damage the underlying JajOs solid electrolyte with implant damage. The
Cu ions should be implanted just 2 nm into the thin Ta20s solid electrolyte layer o f 16 nm
thickness. The cost o f such a metal ion implant is very high due to the low dose and low
energy requirements. Along with the high cost issue, significantly more processing time
and developing effort would be required in order to achieve the structure shown in Figure
17 a). Particularly the requirement to achieve the absolutely smallest implant openings
aim for 10 nm diameter brings this task to the cutting edge of technically feasible
possibilities with today’s cleanroom technology. Therefore, the Cu ion implantation
approach was abandoned for this dissertation study. Instead, an alternative strategy was
pursued to achieve
single filament.

the same objective by reducing the size o f the device to the size o f a
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2.4

Fabrication of Devices with Less than <100 nm Diameter

Resistive switches with solid electrolytes suffer from poor distribution o f

R on

and

R off

and controllability attributed to the random formation o f the conductive filament in the
devices. Beck et al showed that the distribution o f

Ro n

and

R o ff

improves with the

decreasing size of the active area [4]. This is attributed to fewer random dendritic
conductive metal filaments in a smaller area. The size of such metal filaments formed has
been shown to be only a few tens o f nm [93]. In order to achieve the maximum possible
tighter distribution o f R o n and

R off,

a strategy to reduce the active device area to the size

o f a single filament would be ideal. For this reason, the targeted active area o f the device
was shrunk to 10 nm x 10 nm.

Such a device area reduction will trigger filament

formation in that particular point and prevent random formation o f the dendritic metal
filaments in other parts of the device due to deliberate space limitations.
The similar mask shown in Figure 15 was used to fabricate devices with less than <100
nm size. The difference in this case is that the size o f the via is either 1 pm x 1 pm or 2
pm x 2 pm, in stark contrast to the previous mask, where the much larger via sizes
ranged from 1 pm x 1pm to 20 pm x 20 pm . In order to achieve much smaller active
device areas, the vias formed in Layer 3 were further reduced in size using the specific
spacer techniques discussed in the following section. A double spacer technique was first
explored. This technique can be used to fabricate devices in the range o f 100 nm.
However, this technique is very difficult to control when aiming to achieve device
structures below that size. Since the target size o f the shrink device was 10 nm, a multiple
spacer technique was used to shrink the size o f the via with better dimensional control.
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Double Spacer Technique
Initially, the first layer for the double spacer technique was patterned using a contact
aligner. Then the double spacer layers were all self-aligned. PECVD Si3 N4 was used for a
spacer. The smallest size achieved by the contact alignment was approximately =1 pm.
This size was then reduced to less than 500 nm by using the first spacer. The first spacer
was used to create a via o f 500 nm or less. These vias were created by using Chromium
as the hard mask. The complete integrated process flow o f the double spacer technique
developed for this crossbar switch device study is shown in Figure 18.
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a) Patterning using photolithography

b) A nisotropic etching o f S i3N 4

1 pm

c) R em oval o f photo resist

d) Form ation o f first spacer

1pm

e) Cr anisotropic etching o f Cr hard
m ask

f) A nisotropic etching o f bottom
layer w ith reduces size

500 nm
500 nm

g) R em oval o f Cr layer

h) Formation o f second spacer

Figure 18. Integrated Process flow developed for the double spacer process.
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S ijNj Deposition
Si3 N 4 was used as spacer material. SijN 4 was also used as the insulator between the top
and bottom electrode because it forms a good diffusion barrier and exhibits excellent
resistance to Cu diffusion. The spacer material has to be extremely conformal to achieve
the desirable output. Therefore, the Plasma Enhanced Chemical Vapor Deposition
(PECVD) technique was chosen to deposit spacers.

During PECVD processing, the

adsorbed material on the substrate are energetic species. This leads to three important
aspects during PECVD deposition. The first is that these energetic species, which are
primarily radicals, tend to stick to the substrate more easily due to their high reactivity.
The second is the energy with which the species are adsorbed is high in the case o f the
PECVD. This allows the species to move around easily and rearrange laterally on the
sample surface. The third is that the adsorbed film is continuously being subjected to
high-energy ion bombardment. All of these aspects are key to uniform and conformal
coating. The resulting conformal coating o f Si3 N4 in a trench using the newly developed
recipe listed in Table 11 is shown in Figure 19.
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Figure 19. Cross-sectional SEM micrograph providing proof of conformal coating of
Si3 N 4 using PECVD technique.

Dry Etching o f S ijSU
Dry etching can be isotropic as well as anisotropic. During the fabrication o f the crossbar
switching devices, anisotropy is important. Therefore, dry etching recipes with extremely
anistropic etching were explored. Anisotropy in dry plasma etching is achieved in the
presence o f either one or both o f the following techniques [94],
High energy ion bombardment
The high-energy ions attracted to the substrate hit horizontal substrate surface
normally. The energy o f the ion hitting the substrate surface normally is much
higher than the ions hitting the vertical sidewall, which leads to anisotropic
etching.
-

Polymer formation on the vertical side wall
During RIE etching, polymers form in the chamber by design due to the chemical
reaction o f the etching gasses. If formed in significant amounts, these polymers
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reaction by-products will coat all substrate surfaces evenly. Since the horizontal
part o f the surface is bombarded with high-energy ions, these polymer reaction
by-products were easily and completely removed from the horizontal substrate
surfaces.

In contrast, the vertical sidewalls o f the device pattern are not

susceptible to these high-energy ions during etching. Consequently, there is a
significant build-up o f these polymers on the vertical sidewalls o f the patterned
device structure. This polymer build-up on the vertical walls acts as a hard mask
and protects the vertical side walls from etch attack, thus ensuring anisotropic
etch attack
Usually both o f these methods are employed to achieve high anisotropy.

M icro-masking Effects during Anisotropic Etching o f the

Spacer Material

For the formation o f a good spacer, perfect anistropic etching is required. A conformal
deposition will provide a structure as shown in Figure 20 a). Following an anisotropic
etch step o f the deposited SisN4 film, the final spacer structure should look like Figure 20
b).

Figure 20. a) Schematic representation o f SijN 4 spacer formation before and b) after
anisotropic etching.

The details o f the etch recipe used for the Anisotropic R1E etching o f the Si3 N 4 spacer
structure is provided in Table 3. The resulting cross-sectional profile o f the Si3 N4 is
anisotropic and clean until it etches all the way up to the underlying Cr layer. The
experimental challenge with this recipe is that the DC bias is above 400 V because this is
the sputtering voltage for Cr. Once the underlying Cr is exposed at the conclusion o f the
SijN 4 spacer etch, the bias with voltage above 400 V will sputter Cr off. These sputtered
Cr metal particles land on the surface o f the material being etched. Due to the high etch
selectivity between the Si3 N 4 and Cr and high anisotropy these Cr particles will micro
mask the underlying Si3 N 4 forming nano-grass [95]. An example of the SEM micrograph
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is shown in Figure 21 (b). In order to avoid the micro-masking effect due to the
sputtering residue o f Cr, an ICP etcher was used. The advantage o f using an ICP etcher is
that the average ion bombarding energy is independent o f the ion flux. Thus, the ion
bombardment energy can be lowered independently to avoid sputtering erosion o f the
bottom Cr layer without compromising the anisotropy and the etch rate o f the Si3 N 4
spacer structure [96]. The final optimized result o f the Si3 N 4 spacer etching process using
the ICP etcher is documented in Figure 21 (c). The problem caused by micro-masking
effect has been resolved by changing the etching from the RIE to the ICP etch tool.
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Figure 21. SEM micrographs documenting the cross-sectional profile o f a) conformal
deposition o f the Si3 N 4 spacer layer before etching, b ) nano-grass formation due to the
micro-masking effect caused by the sputtering o f Cr and c) ideal Si3 N 4 spacer etch result
using the ICP tool to prevent the micro-masking effect.
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Once the spacer is formed successfully the Cr layer is etched to form the hard mask,
which will enable the pattern transfer to the underlying Si3 N 4 by further etch processing
as depicted in Figure 18 e). Once the patterns are formed in the Cr hard mask, the bottom
Si3 N4 layer is etched to form the necessary step for the next spacer as shown in Figure 22.
a)

b)

Figure 22. Schematic showing pattern transfer using the Cr hard mask a) before and b)
after Si3 N4 etching for next spacer.

At the completion o f this step, the Cr hard mask is very difficult to remove without
residue. The Cr residue from an incomplete hard mask removal then micro-masks the
layer underneath during etching, which results in the formation o f nano-grass as
documented in Figure 23 a). To prevent the formation o f the detrimental nano-grass etch
residue, the Cr hard mask is over etched by 50% instead o f the standard 12% over etching
used under normal circumstances. This over-etching strategy does help but leaves an etch
undercut in the Cr and leaves residues close to the edges. For comparison, the etching
results o f the Si3 N4 using 12% and 50% over-etching o f the Cr hard mask are shown in
Figure 23 a) and b).
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Figure 23. SEM cross-sectional profiles showing the Si2 N 4 etch with a) 12% over
etching of the Cr hard mask and b) 50% over etching o f Cr.

To further improve the Cr profile and to remove the nano-grass structure obtained after
the Si3 N 4 etching with 12% Cr over-etching, the device structure is dipped into HF for 1
min. The etch rate o f PECVD Si3 N 4 in 2% HF solution is about 10 nm/min. Using this
wet chemical etch process the nano-grass is safely removed with little damage to the etch
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profile. Figure 24 documents the SEM images o f the resulting etch profiles, before and
after the 2% HF dip.
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Figure 24. SEM micrographs o f cross-sectional profiles o f S3N4 etching with a) 12% over
etching o f Cr and b) after 1 min 2% HF dip to remove nano grass.

The first spacer formation on the 1 pm structure is shown in Figure 21 and the
subsequent formation o f the smaller via obtained after step (g) in Figure 18 is shown in
Figure 25.

Figure 25. Cross sectional SSEM images o f via obtained after the first spacer.

Process Development for Second Spacer Laver
Prior to the fabrication o f the second spacers, the Ta20s electrolyte layer was deposited
by sputter technique. The process details o f the deposition o f the TaiOs are given in Table
8. For the second spacer layer, similar processes were used that have already been
developed for the first spacer layer. The difference between the formation o f the first and
the second SijN 4 spacer layer is primarily the aspect ratio o f the via to be filled. The
opening o f the via for the second spacer had been designed for a much smaller size in the
range o f 500 nm - 200 nm. The aspect ratio for the second spacer layer is in the range of
2 to 1 when taking the height to be 400 nm, while it is 0.6 - 0.5 for first spacer (Figure
18 b).
Figure 26 a) shows uniform PECVD Si3 N 4 deposition but as the aspect ratio increases
and the thickness o f the spacer layer increases the deposition is no longer uniform as
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demonstrated in Figure 26 b). Although PECVD yields very good film conformity, for
this case and this mask Si3 N4 layer overhanging can be seen due to limited surface
migration. Such undesirable film overhang will pinch off the via opening and eventually
close the via at the top. Therefore, the step height for the second SijlSU spacer had to be
optimized. The step height was around 400 nm for the first device generation. In order to
subsequently insure better control on the via size the step height was reduced to 250 nm.
Another process problem related to the high aspect ratio o f the via is the sputtering o f the
Ta 2 C>5 solid electrolyte. Due to the high aspect ratio, the sputtered Ta20s cannot be
deposited uniformly at the bottom o f the via step.
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Figure 26. PECVD of Si3 N 4 spacer layer showing a) conformal deposition and b) over
hanging due to high aspect ratio.

The solution to this process challenge was re-sizing of the via step height. Once the step
height for the second spacer was sufficiently decreased, the film overhanging at the via
opening was eliminated and finally the Ta 2 0 5 solid electrolyte layer could be uniformly
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sputtered. When employing this optimized process flow, the smallest via sizes obtained
using the double spacer layers was around 35 nm measured at the via bottom. The SEM
image of Figure 27 highlights the best result featuring the smallest via size obtained.
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Figure 27. SEM micrograph showing the profile o f the Second spacer layer with a
reduced step height of 250 nm and with a via bottom opening o f 35 nm, which represents
the best result.

Following successful process optimization to achieve the smallest via from the second
spacer, the excess SijN 4 was dry-etched in such a way that a very thin sacrificial layer of
Si3 N 4 is remaining over the TaaOs electrolyte layer. This precaution will avoid any
damage to the underlying TaiOs layer due to the plasma etching. For high selectivity
between SijN4 and TaiO^, ,his sacrificial protective residual film is later removed by wet
etching in a hot Phosphoric acid bath. The next challenge is to deposit metallic Cu by
sputter technique overlaying this structure to finally form the oxidizable top electrode.
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Cross-sectional images after the Cu deposition are displayed in Figure 28. It can be
clearly seen from the SEM images that the larger vias in Figure 28 a) have a uniform Cu
layer deposited over the Ta20s solid electrolyte layer. However, for smaller vias, Figure
28 b) demonstrates that the sputter deposited Cu layer did not reach and could not contact
the Ta 2 0 5 electrolyte at the bottom o f the narrow via opening.
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Figure 28. Cross-sectional SEM images o f the device structure highlighting the
uniformity o f the Cu metal deposition a) for the case o f larger via sizes and b) the
unsuccessful case for much narrower vias.
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The images o f Figure 28 a) and b) suggest that the aspect ratio of the vias prior to the Cu
deposition has to be decreased and optimized.

The size o f the via bottom opening is

critical in the quest for the smallest device and therefore should be kept as small as
possible. Keeping this objective in mind, the only parameter that can be changed to
decrease the aspect ratio is the step height.

Decreasing the step height comes at the

expense o f less control over the final opening after the second spacer. Since the desired
via size is in the range o f few tens o f nm, final control o f the via opening is very
important. Therefore, the only solution to improve the Cu deposition and the via size
control is to develop a three spacer layer technology. The SEM cross-section o f Figure 29
demonstrates a best in class example o f what can be achieved using the double spacer
technique highlighting an actual device with size o f ~ 250 nm.
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Figure 29. SEM o f cross-section o f typical device achieved using the double spacer
technology. The cross-section was visible after milling with FIB technique.

Development of Multiple Spacer Technology
As explained in the earlier section, the analysis o f the experimental results led to the
conclusion that the development o f a three spacer layer technology is necessary in the
quest to achieve the minimum device size based on the tool capability o f the NIST clean
room. A new step height o f 50 nm was used for the third spacer in order to achieve more
uniform Cu deposition and better control o f the via size. The size o f the via bottom
opening after the second spacer was kept around 100 nm. A full schematic o f the
complete integrated process flow is given in Figure 30.

a) Patterning using photo lithography

b) Anisotropic etching o f Si3N4
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c) Removal o f photo resist
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30 nm
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h) Dry etch o f Cr hard mask
100 nm
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i) Anisotropic etching o f bottom
layer with size reduced from 500
nm to 100 nm

50 nm

j) Formation o f third spacer giving
10 nm sized opening

Figure 30. Simple schematic representation o f the integrated processes flow involved in
three layer spacer technology to achieve nm sized via openings, which ultimately define
the minimum device size achievable.
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All the process steps used for the three-layer spacer technique are similar and follow the
double spacer technique until step (e) o f Figure 30. Removal of the top Cr hard mask
layer after the first spacer, without affecting the bottom Cr, was a challenge involving the
following process steps from step e) to f). As depicted in Figure 31, resist etch back was
used to remove the top Cr without affecting the bottom Cr. A thin resist layer is first
coated over the wafer using spin coating. Such a spin coating process naturally collects
thicker resist inside the vias compared to the flat surface parts of the Si substrate wafer.
The resist is then etched just enough to uncover the top flat surface layer. If the etching
process is well controlled, the via holes that started with much thicker resist will still be
covered with resist that has only been slightly eroded. That remaining resist inside the
vias acts as the protective mask for the bottom Cr. Once this was achieved, the top Cr
layer was wet etched. The resist is then removed using 1165 sonication to achieve the
final structure (Figure 31 e). Good control of resist etch and resist thickness are important
to achieve the necessary outcome for minimizing the final device dimensions.
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a) Two Cr layers exposed

$ 50 nm

b) Spin resist over to cover
the gap
$250 nm
30 nm

30 nm

50 nm

c) Etch resist to uncover
top Cr layer

d) Wet etch Cr top layer

$250 nm
30 nm
♦ 50 nm

e) Remove resist
Figure 31. Schematic integrated Process flow to remove top Cr layer without affecting
bottom Cr.

Loading effect
The term loading effect is the effect where the etch rate depends on the area o f the
surface o f a patterned wafer to be etched [97, 98], During the etching o f the resist process
flow shown in Figure 31, the etch rate o f the resist changes dramatically from step b) to
step c). The root cause for this lies in the fact that the etch reaction in c) is much less
compared to b). If the reactive species remain in the RIE chamber long enough then they
etch the smaller areas faster compared to the larger patterned areas that have to be etched.
For this reason, the thickness of the resist is kept as thin as possible to achieve better
control over the etch time.
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Resist Spinning
S1813 was chosen for the resist etch back due to its compatibility with the Cr wet
etchant. S 1813 achieves a resist thickness o f around 1.2 pm at 4000 rpm during spin-on.
However, this resist coating is too thick and prevents a good control during plasma
etching. Therefore, S I813 was thinned to achieve a thinner resist coating during spin-on.
A commercial thinner Type P was used to thin the S I813 resist. A ratio o f 1 part of
SI 813 and 5 parts o f Thinner Type P was used and the resist was spun-on at 6000 rpm.
The resulting thickness o f the resist coating ranges from 60 nm - 70 nm. As expected,
the via holes were covered with a thicker 143 nm resist because the resist is stuck in the
via holes and accumulates in the vias during the spin-on process. The SEM images are
shown in Figure 32.
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Figure 32. SEM cross-sectional images o f via holes revealing a much thicker
accumulated resist in the vias compared to the flat surface following the spin-on resist
coating process.
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Etch-back with Descum Process
The resist Descum process explained in Table 5 is then used to etch the resist. SEM
cross-sectional images providing proof o f the remaining resist are shown in Figure 33.
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Figure 33. SEM cross-sectional images o f via with resist after 3 min 20 sec etch.

Once the top Cr was exposed without exposing the bottom Cr, the top Cr hard mask layer
was wet etched. Figure 34 documents the integrity o f the Cr hard mask before and after
the Cr wet etch. The top Cr hard mask is removed without affecting the integrity o f the
bottom Cr layer. The presence o f notches on the top and the bottom o f the via opening
can be seen in Figure 34 a). These notches occur at the edges o f the interface between the
Cr and Si3 N 4 layer. The observed notches are attributed to the potential difference in the
Si3 N 4 and Cr surface layers [99-101]. The longer the over etching proceeds, the more
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prominent are the observed notches. For this reason, the over-etching time was kept as
short as possible.
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Figure 34. SEM images revealing removal o f the top Cr hard mask layer without
affecting the bottom Cr layer using accumulated thick resist in the bottom as protective
layer for the bottom Cr layer.
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Once the bottom Cr layer is exposed, similar processes mentioned in double spacer
technique is used to complete the device.

Sample W: Novel Device Structure Promoting a Single Filament Formation by
Constricting the Cu Electrode Area
Figure 35 shows a Schematic cross-section through the crossbar switch device and SEM
images o f the actual device W fabricated with the multiple spacer technique. Figure 35 b)
shows the cross section o f an actual device from a control sample used to check the
process flow. Finally, Figure 35 c) is the SEM image of an actual device revealing the
surface morphology o f the fine-grained polycrystalline sputtered Cu metal electrode as
the last layer on the top.
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Figure 35. a) Schematic cross-section o f a device following the process flow o f the
sample W fabricated , b) SEM cross-section micrograph o f the actual device fabricate d
with process flow o f sample W and c) SEM top view revealing the polycrystalline nature
of the sputtered oxidizable Cu top electrode.

The device W was fabricated with the objective o f improving the switching uniformity by
significantly reducing the number o f potential metal filament formation sites. This was
accomplished by considerably constricting the Cu area. This new mask design, with
restricted Cu area, reduces the possibility o f many new random sites for filament
formation during every new device cycling or every device. Figure 36 explains the
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experimental approach and shows a schematic model for the formation o f multiple
random metal filament sites for the case o f large Cu electrode areas and the case o f a
restricted Cu electrode area promoting the desired single filament formation site.

lO n m

•V

-V

Cu
Ta: 0<
Pt
S i3N j

Figure 36. Schematic model showing a) current o f Cu+ ions flowing towards the Pt
electrode in presence o f negative voltage on the Pt electrode and dendritic Cu filaments
starting to form at numerous sites for the case o f a large Cu electrode area, b) formation
of an electric short by only one single fastest growing conductive Cu filament and c) the
model case o f a restricted Cu electrode area promoting the desired single filament
formation site using device X.

Sample X: Advanced Design to Restrict Cu Nucleation Sites for a More Accurate
Control of the Single Metal Filament Size and Location by Constricting the Pt
Electrode Area
Although the design of device W has severely constricted the Cu electrode area,

this by

itself does not guarantee less filament nucleation sites. This is because the Cu filaments
nucleate by a reduction process and start to build up from the Pt electrode side (Figure
36), which still maintains a relatively large area. In the case o f the specific process flow
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explained in Figure 35, the device ends up with a limited area through which the Cu ions
can enter the Ta20s solid electrolyte. However, as demonstrated in Figure 36, that
particular device design strategy is still vulnerable to multiple random nucleation sites of
the Cu filaments anywhere on the large are o f the bottom Pt electrode. In order to remove
this last possibility for metal filament nucleation site variability more advanced device
architecture was designed with a new mask set. With this new strategy in mind, another
new set o f devices was fabricated with the schematic structure shown in Figure 37,
where the point at which the Cu filament starts to nucleate is fixed. Previously published
work has provided experimental evidence that the Cu metal filament is the thinnest closer
to the inert Pt electrode76. Thus in principle, the point at which the filament breaks during
RESET, which equals the thinnest path can be fixed and controlled. The technique of
breaking the metal filament closer to the inert electrode showing uniform switching has
been successfully demonstrated by Sakamoto et al [77].

Figure 37. Schematic o f device X design providing in addition to restricted Cu area also a
minimum Pt electrode area in order to restrict and fix the nucleation site for the Cu
filament.
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CHAPTER 3
EXPERIMENTAL SETUP FOR ELECTRICAL MEASUREMENTS

Different measurements setups mentioned in this chapter are used for a variety of
analysis purposes. Some are designed to overcome the shortcomings o f previous
measurement techniques, whereas others are designed to achieve a better understanding
of the crossbar-switching device with Ta20s solid electrolyte. This chapter describes the
measurement setup and highlights the significant novel aspects of the measurements. The
objectives and aspirations behind the design o f these setups are explained in detail in
chapter 4.

3.1

Param eter Analyzer

Every time a new device was completed, preliminary tests were performed with a regular
parameter analyzer. The Agilent B 1500A parameter analyzer was used in each test. The
noise level o f the analyzer is in the range of femto Amperes (fA). Therefore, a useful
analytic tool provides accurate measurements o f very low currents during the OFF state
o f the device.
It is important to note that, based on Ta20s solid electrolyte and Cu and Pt electrodes, an
initial “forming” process is required to start the switching process in these non-volatile
crossbar switch devices. Initially, high voltage is required to switch the device (Figure
38). Current compliance has to be provided every time the device is switched from OFF
to ON state in order to limit the current through the device when the device switches to a
low resistance state. Otherwise, the high current would be detrimental to the filament and
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may damage the device. After the initial forming process, the voltage is swept from
negative to positive voltage and then swept back to the negative voltage to complete one
switching cycle. A typical voltage sweep for a device o f size 10 pm x 10 pm is shown in
Figure 39. Here the voltage is swept from -1 V to +1 V. Note that the voltage for
switching ON and OFF is less than the voltage required for the initial forming process.

2.E-4

Voltage (V)

0.E+0
-10

-2.E-4
-4.E-4
-6.E-4
-8.E-4
-1.E-3
-1.E-3

Figure 38. Typical Forming process for sample A, with device size o f 15 pm xl5 pm
requiring initially much higher voltage to start the switching cycle.

3i
a pt

a TaA
■ Si substrate

•1 J
voltage (V)

Figure 39. Voltage sweep with ON at current compliance o f 200 pA. (inset: schematic of
the device structure and the probes).
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Next, the resistance was measured after each SET and RESET. A short program was
written for the Agilent B1500A parameter analyzer to repeatedly perform these tasks.
The program consists o f five input variables: the number o f cycles, the maximum positive
voltage, the minimum positive voltage, the ON current compliance and the OFF current
compliance. Once these inputs are entered, the program sweeps from OV to the maximum
negative voltage with current compliance for ON state (SET). The resistance o f this ON
state is measured from OV to 100 mV. The device is then “RESET” (switched OFF) by
sweeping the voltage from OV to the maximum positive voltage. Again, the resistance of
this state was measured from OV to 100. This process was repeated from the beginning
until it reaches the specified input number o f cycles.
Figure 40 shows the set o f measurements performed on large devices with 15 pm x 15 pm
size for 600 cycles. These measurements provide very precise resistance values; however,
the drawback is that these measurements are very time consuming. Each set of
measurements with SET, measuring resistance ON resistance
measuring OFF resistance

( R off)

takes about

3

(R on),

RESET and

min. This means significant time is

needed to obtain the data for a large number o f switching cycles, which are important for
reliability assessments and lifetime tests.
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Figure 40. Measured resistance values obtained for 600 cycles o f switching devices
with 15p x 15pm size a) distribution o f Ron and Roff vs. the number o f switching cycles
b) cumulative probability for the Distribution o f Ron and Roff.
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3.2

Pulse Switching

In order to perform fast measurements, the HP 4556 pulse generator was used with 7 ns
rise/fall time. A Lecroy wave-guide was used to measure the signal. A small resistance of
300 D. was used in series with the device to obtain the current through the circuit. Figure
41 shows details o f the special circuit, which was custom designed and built for this
thesis work. This circuit was placed in series with the device to provide current
compliance during the endurance test using voltage pulse. This custom tailored circuit
consists o f a rectifying diode that allows high current only in one particular direction
through the device. In this case, only high positive current passes through during RESET.
The current compliance circuit limits the negative current for SET. According to the
resistance values used in the circuit shown in Figure 41, 200 pA is the maximum current
flowing through the device for a negative voltage applied. A 50 Q resistor was also added
across the input to match impedance. The points VI and V2 in the schematic o f Figure
41 are fed to the oscilloscope along with the input.
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D e v ic e
VI

300 Q
590 0

V2

67 0 0

0 .5 5 V

1 kO
-2 0 0 uA

9 .4 5 kO

_ y w v u
50 0

Figure 41. Custom designed Circuit used for current compliance and current
measurement through the device.

Data obtained from the oscilloscope was then used to calculate the current flowing
through the device. Lab View was used to analyze the data and to obtain the
values for each switching cycle. Figure 42 shows the
a 1kHz signal while using

V on

= -6V and

V 0 ff

R on

and

R off

R on

and

R o ff

values obtained with

= 4V. The data shows the presence o f

switching at the signal rate o f 1 kHz. However, the careful analysis o f this measurement
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setup revealed the following technical issues. The problem with this system is that high
speed in the range o f nano seconds (ns) is not possible due to the presence o f slow
devices such as the Bipolar Junction Transistor (BJT) and the diode, in the custom circuit.
The other important point is that the

R o ff

obtained in the data is not very accurate. This

occurs because the current flowing through the device during the OFF state is very low.
Therefore, the voltage obtained is very small. Furthermore, the 8-bit resolution o f the
oscilloscope is not sufficient to obtain the highest accuracy. The lowest voltage that the
oscilloscope would be able to detect with a reasonable accuracy is around 15 mV. With
this voltage across a 300 Q resistor, the highest resistance the oscilloscope can detect is
around 100 kO. For this reason, the
measurement setup and equipment.

R o ff

values displayed in Figure 42 are limited by the
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2000
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Figure 42. Resistance Data obtained by pulsing 1 kHz signal with low = -6V and high
4V.

Due to problems like low speed and accuracy, new measurement techniques and
approaches are explored.

3.3

Fast I-V Setup for Transient M easurem ents

This new measurement setup was primarily designed to measure the transients during the
switching o f a device. There are mainly two components for this fast I-V setup for
transient measurements. First is the fast and simple current compliance circuit that limits
the current through the device during SET for stable switching. Second is the fast
amplifier that is capable of following and amplifying the transient signal. The amplifier
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allows current to voltage measurement with well-defined terminal potential to the device
under test (DUT).

New Circuit Design to Limit Current through the Device
For this technique, a resistor with high resistance and a diode is taken to limit the current.
The schematic in Figure 43 shows a diode and a resistor o f a fixed size. The concept here
is to limit the current during SET and then to let higher current flow through the device
during RESET. Since the device is a bipolar switch, a diode is used to block current
though the device in only one direction and let the current through in the reverse
direction. The current with negative polarity is forced through a 5 k£2 resistor so that the
current is limited by the large resistance. For positive voltages, the current preferentially
flows through the diode following the least resistance path. This allows the current to be
high for the positive voltage and low for the negative voltage. The diode used in this
circuit is a Schottky diode with a fast recovery time. These components are placed on a
Printed Circuit Board (PCB). The PCB was physically placed very close to the probe that
goes to the Pt electrode.

_ JW V U

Figure 43. Schematic o f the Current limiting circuit.
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High Speed Amplifier for Transient Measurements
For many applications, the switching speed is an important performance factor and many
researchers have reported fast switching in various material systems [49, 70, 102, 103].
Even though high-speed measurements can easily be plagued by artifacts, few authors
have explicitly discussed the details o f their measurement techniques. Resistive switching
devices operate by changing resistance from high

(R

o ff)

to low

(R

on

)

values in response

to the applied voltage [29, 31]. Fast switching from one state to the other is an important
clue to the underlying mechanism. Reliable measurements o f the details o f the transient
response during switching are therefore crucial for a better understanding o f the
switching mechanisms.
The most common source of artifacts in high-speed measurements is the transmission line
effect that distorts the signal when there is an impedance discontinuity. The best strategy
is to avoid the transmission line effect altogether. For our test configuration, the circuit is
built on a small board with the probe needle directly attached to the input end as shown in
Figure 44. The total distance from the device under test (DUT) to the inverting input of
the high-speed operational amplifier (opamp) is less than 3 cm. At such short length, the
transmission line effect is negligible for rise times as short as 0.8 ns [104, 105]. This
brute force approach is the simplest way to assure signal integrity, while at the same time
this design provides a well-defined terminal potential for the device under test. This
approach can be extended to faster rise times; with a change to a shorter distance from the
probe tip to the amplifier. However, distances shorter than 1 cm will make the current test
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configuration more difficult. Thus the practical experimental limit is about 0.2 ns rise
time or slightly over 1 GHz.
4 .5

c m

2 .5

cm

Figure 44. Schematic o f test configuration showing the final position, the overall size and
the setup o f the custom circuit designed.

The configuration o f a current feedback opamp with a bandwidth o f 1.7 GHz has been
chosen, along with the proper bypass methodology for power supplies to support high
speed operation o f the amplifier in order to ensure that the high-speed amplifiers will
have performance matching. The bypass is accomplished by a set o f three capacitors
connected as close as possible to each power pin. The capacitor values are such that low
impedance is achieved over a wide bandwidth. The circuit layout ensures that the signal
path o f the fastest signal is as short as possible. The output o f the amplifier is carefully
compensated (amplifier output impedance + external resistor in series) to achieve 50 £2
total output impedance, ensuring signal integrity all the way to the high-speed
oscilloscope. A simplified schematic setup for the custom-built high speed amplifier is
shown in Figure 45.
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Figure 45. a) Schematic o f high speed amplifier for high speed measurements and b)
image o f the actual amplifier setup.

The input signal applied to the device and the output o f the high speed amplifier are then
measured from the oscilloscope. A representative example o f such a data set is presented
in Figure 46. “Input” is the input voltage applied to the device. Since the negative voltage
on the Cu electrode switches the device ON (SET), negative voltage is labeled
Positive voltage switches the device OFF (RESET), thus

V

off-

V

on

-

“Output” is the output

from the high speed amplifier. This data is used to check the switching transients,
calculate

R on

and

R

o ff

and switching time o f the device. The switching time is the time
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taken by device to switch its state after the application o f the voltage

(V

on

or

V

o fh

-

Switching times are shown in Figure 46 (toN and toFF)- A LabView program was
formulated to achieve the switching time using the data obtained from the oscilloscope.
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Figure 46. Output o f a high speed amplifier along with measured input signal to the
device.

This provides a similar situation to the setup in 3.2, where the accuracy o f the R off value
is limited by the measurement setup.

3.4

Fast Endurance Test M easurem ent Setup

For high-performance switch applications, the desirable property is low Ron (<1 kO) and
high Roff (>1 GO) [7]. Although this significant resistance difference can be accurately
measured with various instruments by changing the sensitivity manually, doing so would
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be tedious and time consuming. Since it is very important to study the cycling endurance
of the devices, an optimized way to collect cycling data at high speed is highly desirable.
The vast difference in resistance value with ratios in excess o f >104 renders the accurate
and fast measurement a technical challenge.
To achieve accurate measurements o f transient response and ON/OFF resistance in rapid
cycling, a novel custom designed circuit was developed for the characterization of
resistive switches. The objective is to characterize the non-volatile crossbar switch
fabricated with TaaOs solid electrolyte at 1,000 cycles per second without sacrificing
details and accuracy.
The basic approach o f the design for the high speed endurance test circuit is
schematically shown in Figure 47. The concept consists o f three important components:
a high speed amplifier, a high gain amplifier and a high-speed electronic single pole
double throw (e-SPDT) switch. As shown in Figure 47, the current through the device is
switched electronically between the paths, depending on the need to perform transient
measurements (and low resistance measurements) or alternatively to perform high
resistance measurements. The current during SET/RESET (write) and ON state (sense
R

on)

is directed to a high speed amplifier and the current during OFF state (sense

directed to a high gain amplifier. A single cycle consists o f SET, sense
sense

R

o ff-

Ron,

R

o ff)

is

RESET,
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Write and sense
Current
through the
device

<» High Speed Amplifier

High Gain Amplifier
sense Roff
Figure 47. Basic schematic concept o f high speed endurance test circuit.

High Speed Measurements
The high speed measurement setup for this high speed endurance test circuit is the same
as that explained in section 3.3.
High Resistance Measurements
For the high resistance measurements, an opamp with very low noise and a decent gain
bandwidth product was chosen. The high gain amplifier consists o f a two stage amplifier
to improve the speed. The gain o f the first stage can be varied from 105 to 103 using
various feedback resistors selectable by a mechanical switch. The second stage has a
fixed gain o f 102. The maximum total gain of the circuit is 5x107 V/A. A simplified setup
for the high gain amplifier is shown in Figure 48. With this gain, the lowest current that
can be measured is 62.5 pA. That implies with this current, the largest

R

o ff

that can be

measured with a target sense voltage o f 50mV is 1.6 GO with a settling time o f 100 pis.
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Figure 48. Schematic concept of high gain amplifier for high resistance measurements.

Current Compliance Circuit
The input probe configuration consists o f the simple current compliance explained in
section 3.3. Details o f the probe setup along with resistance values are shown in Figure
49.
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Figure 49. Detailed schematic o f the probe setup used to apply voltage to the device.

Input Signal
The input signal to the device is illustrated in Figure 50. It has two main components,
namely switching (writing) and sensing. The switching component consists o f a high
voltage pulse with short pulse width (500 ns in this initial demonstration (Figure 51)).
The sense component consists o f a low voltage pulse with longer pulse width (500 ps in
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this demonstration case (Figure 51)), which is designed to allow the two stage amplifier
described earlier to sense the current accurately. The low sense voltage also helps to
reduce any stress on the device during the sense measurement. The pulse sequence of
Figure 50 is produced by a programmable pulse generator. An electronic switch directs
the switching transient and the sense signal following the SET to the high speed
amplifier. The sense signal following the RESET is directed to the high gain and low
noise amplifier. Thus, there are two separate output channels o f this measurement setup:
one from the high speed amplifier and the other from the high gain amplifier.

Write .

Sense

Figure 50. Input signal to the device with two distinct components for write and sense
signals.

Electronic Switch
The circuit should be operated such that the high current is measured by the high speed
amplifier and the low current is measured by the high gain amplifier. During SET and
RESET, the current through the device should be measured by the high speed amplifier.
Since the current is high for low resistance, sense for

R

on

should also be measured by the
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high speed amplifier. The only time the high gain amplifier should be used is during the
high resistance measurement. The high-speed electronic single pole double throw (eSPDT) switch mentioned earlier is responsible for switching the signal path from the
high-speed amplifier to the high-gain amplifier and vice versa. The switch has one input,
two outputs (S 1 and S2) and one control line. The input o f the switch is transferred to
either one o f the outputs depending on the electrical signal at the control line. Positive
voltage above 2.4 V sends the input signal through SI, while maintaining S2 at ground.
Similarly, when the voltage at the control line is below 0.4 V, the path o f input is through
S2 while SI is ground. The path, which the e-SPDT switch will switch to, should depend
on the input signal. Therefore, a pulse signal to the control line of the e-SPDT should be
synchronized with the input signal. An example o f such a signal is shown in Figure 51. It
shows two pulses, one pulse to the control line o f the switch (Switch) and another pulse
fed to the device (Input). “Switch” is synchronized to “Input” such that high allows the
signal through the device to the high gain amplifier. In the case o f Figure 51, it is the
sense signal after

V

o ff

(RESET), which is the high resistance state. Similarly, both the

write signals (SET and RESET) and the sense signal after
high speed amplifier.

V 0 n

(SET) flow through the
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Figure 51. Oscilloscope measurement showing input voltage to the device (Input) and to
the switch (Switch).

Once everything is positioned (Figure 52) the measurements are performed following the
programed sequence. There are four signals that are measured: a) Input signal to the
device (Input), b) Input signal to the control line o f the switch (Switch), c) Output o f the
high gain amplifier (High Gain) and d) Output o f the high speed amplifier (High Speed).
One such measurement is shown in Figure 53. The current through the device (measured
by High Gain) preceding V on is very small indicating high Roff- After the V on pulse, the
current is measured using the high speed amplifier output. The output o f the “High
Speed” following the V on pulse is high indicating switching ON of the device. In Figure
53 it can be seen that the “High Gain” is always low indicating high resistance after V off.
“High Speed” after V on pulse is always high indicating low resistance after V on- These
measurements were taken to calculate the Ron and Roff values. It is noteworthy that the
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low and high resistances were measured by two different amplifiers within 1 ms. Thus
accurate

R

on

and

R

o ff

values for a single cycle can be obtained within 1 ms.

4.5 cm
a)

A

IHgh speed
amplifier

2.5 cm

1.5 cm
V

Ta2Os

Figure 52. a) Schematic of the Fast Endurance Test Measurement setup showing the size
and placement o f the circuits and the probe needles b) photographic image showing the
actual setup o f the probes built for measurement.
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Figure 53. Output voltages measured at different time frames.

3.5

Endurance M easurem ent Setup with Current Com pliance Circuit

As previously mentioned in the literature review section (1.3), the resistive switch
community has been battling the “current overshoot” problem for a long time. The
current overshoot is especially high and detrimental for devices with higher

R

o n / R o ff

ratios. As shown in Figure 40, the Pt/T^O s/C u non-volatile crossbar switching devices in
this study exhibit a high

R on/R

o ff

ratio. In order to enable reliable testing o f these

devices, it is important to find a solution to this overshoot problem. To meet this
objective, another new custom circuit was designed to achieve as low current overshoot
as possible.
The basic conceptual idea o f the designed circuit is shown in Figure 54; a “Sensing
Resistor” in series with the Device under Test (DUT) is used to monitor the current. The
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voltage across the “Sensing Resistor” is amplified and applied to the other terminal o f the
DUT. The amplification factor is chosen such that when the DUT is in high resistance
state, the voltage applied to the other terminal is low enough that the voltage across the
DUT is not affected. However, when the DUT resistance drops, the voltage drop across
the DUT is essentially zero.
Although this cancellation scheme is very fast, it is not instantaneous. To suppress the
very early transient, an inductor is placed in series with the DUT to slow down the
change just enough for the circuit to be effective while still maintaining a fast response.
The combination o f the inductor and the “feed forward” circuit completely eliminates the
current overshoot. The proper combination o f the “sensing resistor” value and the
amplification factor allows the current compliance to be set to any value needed.
A diode is placed in the “feed forward” circuit such that the current is limited only for the
negative input voltage. Thus, the circuit will limit the current during SET and allow high
current during RESET.
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Input
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Figure 54. Basic schematic concept o f the current compliance circuit.

As shown in Figure 54, this special circuit has built-in ports to monitor the current
through buffer amplifiers. The channel designated as “Low Gain” has a gain o f 8.4x103
V/A to monitor the low resistance state. The channel “High Gain” has a gain o f 44.2x103
V/A to monitor the high resistance state. The compliance circuit needs to be as close to
the device as possible to minimize noise and any measurement artifacts (Figure 55). To
accomplish that, the whole circuit is put together on a very compact surface mount PCB
and the probe tip for measurement setup is mounted directly on the circuit board.
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Figure 55. Photograph o f the actual Measurement setup along with the device under test.
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CHAPTER 4
RESULTS AND DISCUSSIONS

This chapter covers the measurements obtained by using the various special experimental
setups mentioned in chapter 3. The results and the analysis o f the data are then discussed
in detail. The anomalies during SET and RESET from one cycle to another and one
device to another have been investigated. During the measurements, it was also found
that the device switching depends heavily on the specific measurement setups. The
analysis and discussion in this chapter provide a better understanding o f why these
different measurement circuits were developed for this study.

4.1

Transient Measurements

In order to study the transient current voltage properties o f the device, the high speed
current amplifier, described in the earlier section, is used to SET the device. A voltage
pulse of -3 V /l ps was used. The transient response o f the device during the set process
is shown in Figure 56 a). It can be seen that the current peaks before it reaches a stable
R

on

state. To eliminate the possibility that this peak is the current spike due to the

parasitic capacitance in the circuit, the same measurement on the identical device was
measured while it is in its ON state as shown in Figure 56 b). The absence o f a current
spike proves that the spike seen in Figure 56 a) is a real device switching phenomenon.
The nature and origin o f the current peak during switching is discussed in a later section.
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Figure 56. a) Applied voltage and current vs. time illustrating the high speed capabilities
o f our custom measurement circuit. The Current measurement error is about ± 0.5 mA
and the voltage error is about 0.25 V. b) Transient current response during switching
event from high to low resistance state. The Current error for this measurement is about ±
0.5 mA and for voltage the error is about ±0.25 V.

This circuit was further used to obtain accurate SET and RESET switching time o f the
device. The data shown in Figure 56 b) reveal that the amplifier setup can follow a 4 ns
rise and fall time without any problem. This result suggests that the switching time
obtained from the data is accurate within the range o f few ns. Data obtained by analyzing
150 cycles are depicted in Figure 57.
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Figure 57. a) Switching time achieved for Sample W and b) distribution o f switching
time for 200 cycles.

The same high speed circuit was again used to analyze the endurance o f the device.
Consecutive ON and OFF voltages are applied to the device
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cycles are shown in Figure

58.

The values o f

are limited by the low gain of the high speed circuit. These

results clearly demonstrate the necessity o f the high gain circuit for the sensing purpose.
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Figure 58. Data obtained from switching the memristive device for up to 60000 switching
cycles using a high speed amplifier for Sample A.

This transient measurement revealed the presence o f a peak during SET, which is
otherwise not detectable by other slow measurement techniques. This transient
measurement is also capable o f obtaining fast switching times in the range o f a few nano
seconds (ns). The only measurement that is not accurate using this measurement setup is
the value o f R off -

4.2

High Speed Endurance Test Circuit

To mend the shortcoming o f the previous measurement technique and to achieve accurate
R off

values along with the accurate transient, the improved newly designed switching

measurement circuit discussed in section 3.4 was used. The Data shown in Figure 59 was
obtained by using the complete high speed/high gain circuit mentioned in section 3.4 and
Figure 47. Values o f R on were obtained using the output from the high speed circuit,
capable of measuring high current. R off was obtained from the output o f the high gain
circuit.
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Figure 59. Data obtained by using the specially designed high speed/ high gain circuit.
Ron was obtained from the output o f the high speed circuit and Roff from the high gain
circuit (Sample A).

For the particular data shown in Figure 59, a voltage o f -3 V with a pulse width of
lps was used to switch the device ON and subsequently a voltage o f 3 V with a pulse
width of 500 ns was used to switch the device OFF. In between each o f the switching
states, a sense voltage o f 750 mV with pulse width o f 500 ps was used to sense the state
o f the device. It is apparent from Figure 59 that a huge difference in the resistance values
can be measured within the short time frame o f 1 ms. The data suggests that the basic
endurance requirement o f 105 switching cycles for the high performance switch can be
measured within a few minutes by using this novel technique.
This custom circuit is therefore capable o f measuring current transients during switching.
This circuit can also measure very low currents through the high resistance state o f the
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device up to 1.6 GQ. High speed cycling for accurate endurance can therefore be
achieved simultaneously.

4.3

O hm ic and Non-Ohm ic ON State Characteristics

3.0
2.5

2.0
SET
RESET

0.5

-0.5

0.5
■0.5

Voltage (V)
Figure 60. SET and RESET sweep o f a device with structure similar to the one shown in
Figure 35.

Typical SET and RESET sweeps are shown in Figure 60. The voltage is applied on the
bottom Pt electrode and the top Cu electrode is grounded. The voltage was swept across
the device using a conventional parametric analyzer. The device was SET at -1.5 V by
using a current compliance of 100 pA. RESET was achieved by using a positive voltage
sweep without current compliance. Typically, RESET was observed at ~0.5 V with a
rather large RESET current o f 2.75 mA. As is shown, these devices result in nominal
switching consistent with literature values [8, 36].
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Figure 61. 20 cycles o f a) SET and b) RESET characteristics of devices fabricated using
the multiple spacer technique (Sample W).

In Figure 61 a) and b) 20 cycles o f SET and RESET are displayed. One can see that the
devices switch ON and OFF but the variability in the switching is very high. Different
cycles have a different SET voltage and a different OFF voltage. The ON and OFF
resistances change frequently as well. One o f the most intriguing data is the variation in
the characteristics o f the ON state. The devices were cycled through SET and RESET
numerous times. Figure 62 illustrates four o f these characteristic cycles, which prove
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most instructive. Figure 62 a) shows the SET process with current compliance o f 150 pA.
Figure 62 b) shows the RESET process for the same cycles displayed in Figure 62 a)
(nominally referred to as cycles W, X, Y, and Z). An examination o f RESET for cycles
W, X and Y revealed linear current voltage relationships (Ohmic). However, cycle Z
exhibits a non-ohmic RESET. This is more easily observed in subsequent resistance plots
during ON state (Figure 62 c). This further confirms and proves that the SET resistances
o f cycle W, X and Y are indeed ohmic while the SET resistance o f cycle Z is not ohmic.
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Similar Non-Ohmic states are repeatedly obtained when the devices undergo a partial, or
incomplete, RESET. Figure 63 shows one such instance where a partial breaking o f the
filament takes place in the “First Sweep”. When a “Second Sweep” is performed on the
same device immediately after the “First Sweep,” the resistance plot suddenly displays
Non-Ohmic conduction. The device further switches to a higher resistance level when a
higher voltage is applied.

Resistance plot during
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Figure 63. Resistance voltage plot o f RESET sweep.

The similarities between the “Second Sweep” in Figure 63 and in Figure 62 c) suggest
similar mechanisms of Non-Ohmic conduction within the voltage range o f 1 V. The only
difference between the first case (Figure 62) and the second case (Figure 63) stems from
the fact that the polarities o f the voltage sweep applied before obtaining the Non-Ohmic
states are opposite. The Non-Ohmic Cycle “Z” o f Figure 62 c) is obtained after SET
sweep, which is negative in polarity. However, the Non-Ohmic “Second Sweep” Figure
63 is observed after the “First Sweep” which is positive. Therefore, the trigger that causes
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the Non-Ohmic conduction does not depend on polarity. Joule heating, which is not
polarity dependent, has been claimed to be the primary reason for the filament dissolution
[50]. In the case o f RESET one can see the current getting high enough to cause joule
heating. However, in the case o f SET, the current is being limited to a fixed low value. So
why would Joule heating sporadically occur?
This raises the question o f how much one can rely on the current-voltage plot. It is a
known fact that the current compliance o f a parametric analyzer has a finite response
time, during which the device is subjected to an unregulated high current. This current
overshoot is not captured by the slower measurements supported by the parametric
analyzer but may be the source o f the joule heating which triggers the dissolution o f the
metal filament during SET. Using a high speed amplifier, current overshoot is also
observed for a simple compliance circuit comprised o f a current limiting resistor and a
diode [51] (section 4.1). Similarly, the overshoot has also been reported in compliance
circuits as simple as a series resistance due to the parasitic capacitance [82, 83].

4.4

C urrent Com pliance Circuit

Proof of Current Overshoot Due to Compliance Circuit
Figure 56 a) shows a peak in the current during the SET process before the current
stabilizes to a fixed value. This current peak shown in the plotted data o f Figure 56 a) is
not a measurement artifact as in Figure 56 b). In fact, it shows that the current
measurement perfectly follows the input voltage curve without any distortion up to pulse
rise time o f 4 ns. Therefore, the peak has to be a real device switching phenomena.
Using a spice model for the measurement setup and the current limiting circuit, it is
confirmed that the observed peak is due to the capacitance associated with the current
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limiting circuitry and the capacitance associated with the device itself. The circuit used
for the spice simulation is shown in Figure 64 b) along with the simulation output in
Figure 64 c).
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Figure 64. a) Measured applied voltage and current through the device during SET
operation using the current limiting circuit in Figure 43 and the high speed amplifier
(Figure 45) b) circuit component used to simulate current through the device and c)
results obtained from SPICE simulation.
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Why is current overshoot a problem?
From section 4.3, the ON state and the following OFF state depend significantly on the
current flowing during the SET process. This overshoot seen in Figure 64 plays a vital
role in device performance. This current overshoot may lead to premature breaking o f the
filament during SET or may lead to high RESET current during RESET. This high
RESET current then gives rise to joule heating within the device. Figure 65 shows the
effects o f heating due to multiple SET-RESET cycles. Figure 65 a) shows a virgin device
which has not gone through device switching. Figure 65 b) and c) shows the heating
effects because o f numerous switching cycles. Similar results were observed and
attributed to joule heating during switching [106, 107], Therefore, reliable current control
during SET process is important for a good control over the ON and OFF state o f a
device.
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Figure 65. SEM planar view images o f a representative cross bar switching device after multiple SET and
RESET cycles (Device A).

In order to gain good control over the current compliance, the circuit described in section
3.5 is put together on a surface mount PCB board. Figure 66 plots the output o f the “Low
Gain” amplifier shown in Figure 54. The device switches ON with a current compliance
given by ~74 mV in the “Low Gain” amplifier output. With the gain o f 3.7x103 V/A, the
current through the device is -2 0 pA. The inset shows another SET process with 2 x l0 9
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samples/s. This example shows successful control o f current compliance with no
significant overshoot within the limit o f the measurement, which is 500 ps.
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Figure 66. Plot o f Input Voltage and current measurement obtained from the “Low Gain”
amplifier shown in Figure 47. The Inset shows the amplifier output during SET operation
with a higher sampling number o f 2x109 samples/s. The device was SET using -1.25 V
and RESET using 1.5 V.

In order to verify the operation o f the circuit, Spice simulations have been performed.
The Current through the device is simulated using the models of the components used to
build the compliance circuit. The simulated current is shown in Figure 67 a) and the
experimental measurement obtained is given in Figure 67 b). The excellent correlation
between the data simulated with the Spice model and the actual experimental
measurements displayed in Figure 67 assures good reliability o f the circuit.
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Figure 67. a) Simulated current and b) Measured current through the device during
switching using current compliance circuit.

Figure 68 a) and b) plot the achieved SET and RESET current respectively for Sample W
with the structure shown in Figure 35. Figure 68 a) clearly indicates that the RESET
current is below 40 pA for 10 cycles. This is significant compared to the RESET current
of the devices being SET by using a parameter analyzer shown in Figure 60. The
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resistance data versus cycles in Figure 6 8 b ) further prove that the R on and R off ratio is
more than 104 with such a small SET and RESET current.
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To improve the variations in the ON state characteristics and to lower the RESET current,
the current overshoot during SET has to be minimized significantly. Thus the circuit
delivers current control within 20 pA with no overshoot within the range o f 500 ps. The
RESET current for devices were less than <40 pA, which is much lower compared to the
RESET current achieved by using the current compliance of a conventional parameter
analyzer (200 pA to 2 mA). In addition a high

R o n /R

o ff

ratio o f greater than >104 is also

attained. Although the number o f cycles presented is few, the data does suggest that the
external current compliance circuit has the potential to improve the performance o f
resistive switches.

4.5

Discussions on Devices with Constricted Cu Area (Device W )

The SET current, the RESET current, R on and R off measurements using the novel
current compliance circuit for the Device W (with constricted Cu area) are shown in
Figure 68 a) and b). Figure 68 a) clearly shows that the RESET current (< 200 pA) is still
an order o f magnitude higher than the SET current (> 20 pA). Ideally, it is preferred to
have a lower RESET current to minimize the power consumption o f the device. The
device has one filament as illustrated in Figure 36 c) but is the filament uniform? When
we closely look at the structure shown in Figure 36 we can see that the potential
nucleation sites for the Cu metal filament at the Pt inert electrode are still plenty because
o f the large Pt electrode area.

For this reason during the initial switching cycles the

filament will have a structure shown in Figure 69 a), but after few cycles the filament
might widen at the inert Pt electrode as shown in Figure 69 b). Therefore, there is a huge
possibility o f variability in the filament size from cycle to cycle. This growing expansion
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o f the filament size may be the reason behind the higher RESET current. The thicker the
filament the larger will be the power required to disrupt and to dissolve it. One o f the best
solutions for this problem is restricting the Cu nucleation sites at the Pt inert electrode.
This can be achieved by constricting the Pt inert electrode area in the device.

lOnm

Figure 69. Plausible filament shape after a) few cycles and b) numerous cycles o f SET
and RESET.

4.6

D iscussions on Devices with Constricted Pt Area (Device X)

The next device was fabricated with a constricted inert Pt electrode area to minimize the
Cu nucleation sites on the Pt electrode. The multiple spacer technique, developed for
Device W, was used to make the devices (Figure 70) where the SET and RESET current
distribution is plotted Figure 71 a). In this case, the Cu ions have only a very limited area
to nucleate which will considerably narrow the sites for metal filament formation.

Figure 70. Schematic o f fabricated device with constricted Pt area (Device X).

The current compliance circuit was used to measure the SET current, the RESET current,
and R on and R off- The results are displayed in Figure 71. The RESET current for Device
X has values 50 (JA to 130 pA. The RESET currents are low but the distribution is very
poor. Similarly, the Ron values show lot o f variation from cycle to cycle. These are the
preliminary results showing 15 cycles. These variations within 15 cycles suggest that the
structure is not as ideal as expected. However, in the future more switching cycling tests
are required for better statistics.
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Figure 71. a) Plot o f SET and RESET current distribution and b) R on and R off for 15
cycles using the current compliance circuit (Device X).

There are two distinct problems with the structure. The first one is that the thickness o f
the Ta 2 C>5 solid electrolyte layer in the active device region is very difficult to control.
This is because the exposed area is 10 nm in diameter and the target thickness o f Ta20s is

116
16 nm. During Ta20s deposition it is deposited to the sidewalls of the spacer formed. In
such case, there is a possibility o f these films deposited on the sidewall to close up the
active device area as the film deposited is 16 nm and the hole to be covered is 10 nm.
This was not considered during the fabrication of Device X. The second problem is,
according to literature reports there is a very high probability that the filament is the
thinnest closer to the Cu electrode as shown in Figure 72. This will lead to the nonuniform annihilation o f filament discussed in chapter 1, section 1.3. This leads to the
variations in RESET current and the resistance values.

Figure 72. Probable shape o f the filament formation for Device X shown in Figure 70.

The structure shown in Figure 70 is fabricated to achieve a device with constricted Pt
electrode area with the existing double spacer technique. The ideal structure would rather
be the one shown in Figure 73 a) to achieve uniform filament as shown in Figure 73 b).
Nevertheless, this device configuration could not be pursued, because our developed
integrated fabrication process flow always starts with the Cu deposition first for this
structure. An entire new set o f process steps will have to be developed to fabricate this
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device, as Cu is not as inert as Pt. Therefore, a lot o f deposition, wet etch and dry etch
recipes will have to be investigated to check the compatibility of the recipes with Cu.
That additional cost and process development time was beyond the means o f this
dissertation project.

lO n m

lOnm

Figure 73. Ideal a) structure and b) single filament formation with restricted Cu
nucleation site and annihilation site closer to the Cu electrode.
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CHAPTER 5
CONCLUSIONS AND FUTURE WORK

5.1

Conclusions

Resistive switching memory (RRAM) cells are among the most promising emerging non
volatile memories. They have tremendous potential to meet future needs by offering a
successor technology that could replace the present memory device technology, as well
as high performances switches in reconfigurable devices. Resistive switching memories
are conceptually simple, low cost and CMOS compatible. Thus, a considerable amount of
effort is being put into investigating o f these devices. Despite having such advantages,
RRAM devices are far from production due to issues like wide distribution o f device
performance and high RESET current. This thesis explored various methods to extract
details o f the device switching by designing novel measurement setups. Along with the
measurements setups, novel device structures to minimize the random filament formation
were also explored.
The outcome o f the thesis can therefore be split into two distinct parts: the measurement
setups and the fabrication o f devices.

Design of Novel Electrical Measurement Setups
At the present time, all reliability tests o f the resistive switching memories reported in the
literature were performed by either using a slow parameter analyzer or by using pulsed
signals without cycle to cycle information o f the device outputs. In order to achieve a
better reliability technique, a unique novel endurance test circuit was custom designed
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and developed as part o f the experimental work of this dissertation. This novel custom
endurance test circuit was capable o f measuring switching transients, ON and OFF
resistances from cycle to cycle. The switching transients were measured with an accuracy
o f 4 ns. Low R on o f less than 1 kO and high R off up to 1.6 Gf2 could be measured within
1 ms. During the measurement test stage it was realized that the variability in the device
output was very large from cycle to cycle. Literature review suggests two major reasons
for the detected variability: the current overshoot during SET process and the random
metal filament formation and dissolution during switching. In this dissertation work, both
o f these factors challenging the technology were carefully analyzed and novel approaches
to their solutions were explored in detail and successfully implemented.
The presence o f the current overshoot was first investigated thoroughly.

For this

purpose, a special high speed circuit was designed and built. The transients during the
switching o f the RRAM devices were measured and compared with the simulated results
using SPICE models. The results verified the presence o f the current overshoot during
SET. The current compliance circuits being used for the SET process were the primary
significant contributors o f the current overshoot. For this reason, a current compliance
circuit capable o f low current overshoot was developed in order to offer a solution. The
developed current compliance circuit was capable o f limiting the current through the
device at the range o f 20 pA without any overshoot within the resolution o f 500 ps. The
results showed significant change in the RESET current due to the elimination o f the
current overshoot. This constitutes a respectable achievement and success as the high
RESET current in the range of few mA (high RESET power) is a major concern for the
memory industry.
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The results mentioned in the earlier sections confirm that during this work a powerful set
of tools were designed to understand and control RRAM devices.
-

No such endurance test circuit with capability o f measuring transients (with
accuracy o f 4 ns) and high R off/R on ratio (>106) together has been designed or
shown [108-110]. The biggest advantage o f this circuit was its ability to check the
reliability o f cycle within 1 ms. Since the variation in device performance is from
cycle to cycle, this is a very useful tool to track the details o f each cycles to
understand the reason behind the variations.
Current overshoot during SET could be controlled within 20 pA without any
evidence o f overshoot within 500 ps. By doing so the RESET current o f devices
were brought down to few hundreds o f pA. Low SET current down to few pA has
been obtained in literature, but all o f the devices presenting such low SET current
have high R on [111, 112]. However, for high performance switches low R on is
desirable. The RESET current value in the range o f few hundred o f pA is a huge
accomplishment compared to few mA for devices with low R o n -

Design and Fabrication of Novel Device Structure
In order to address and to solve the technology challenge in the form o f random filament
formation and dissolution, special device structures with active device area close to the
filament size were designed and fabricated. Two different structures one with the
constricted Cu electrode area and the other with the constricted Pt area, were fabricated
and tested. Both o f these devices were investigated using the novel custom designed
current compliance circuit. The results showed better results compared to the previous
much larger devices that did not constrict the potential nucleation sites for the metal

121

filament. Both o f the devices showed good switching characteristics in terms o f high
R o f f /R - o n

ratio and low RESET and SET current. The results also suggested that there is

room for improvement in device structure to pursue this successful avenue by further
optimization.

5.2

Future W ork

The results discussed in chapter 4 (in the results and discussion section) show that the
three custom designed circuits and the measurement setups that have been developed can
be used successfully as tools to explore the working mechanism and the reliability of
non-volatile resistive switches.

During the course of this study, a large number of

different devices with varying structures were fabricated and measured. Each o f the
devices showed promising results but the difference in the output due to device structure
could not be deduced due to the insufficient number of data points. Device reliability
studies require larger test series and amounts o f collected data over much longer time
periods. There are a few fabrications and data mining that have begun but are not
completed; two o f which are mentioned here after.

Data Analysis
Lab View was used as a tool to analyze the significant amount of data. The program used
so far to obtain the key parameters o f the device performance can be improved. Two
aspects o f the program that have to be improved are efficiency and user friendliness.
The data obtained from the experiments constitute a mine o f information. It is therefore
critically important to be able to analyze the data accurately. The results shown (Figure
74) here are just few examples o f how the data can be used to extract the important

122
information. Tremendous improvement in the code is required in order to achieve the
most accurate and reliable information from the data.
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Replacement of Pt with CMOS Compatible Electrodes
Present device use Pt as the inert bottom electrode. Pt being a very stable noble metal is a
good candidate for the initial fundamental research phase but when it comes to CMOS
processing, it is not a desirable electrode because it is very difficult to RIE etch Pt
causing the patterning to be very complicated. The first metal that is being tested as an
alternative is Tungsten (W) as Ta^Os-W has been known to work well with electrodes
other than Cu [113].
RF sputtering is used for W deposition (Table 15) and it is found that the device would
SET and RESET at a very high voltage. Once the device RESET, it would never SET
again. On further investigation, it is found that the bottom W electrode has very high
resistance leading to large voltage drop across the electrode compared to the device when
the device is ON (at low resistance state). The high o ff voltage would then lead to high
heat generation leading to the breaking o f the electrode instead of the filament in the solid
electrolyte. Therefore, deposition o f low resistivity tungsten deposition was carried out.
To improve the resistivity, the tungsten recipe with higher deposition rate o f tungsten was
explored. For this, the RF sputter deposition o f W is abandoned. DC sputter deposition is
attempted to improve the deposition rate (Table 16).
To achieve the maximum possible deposition rate, the voltage at which the deposition is
done has to be high. To achieve this, Ar pressure is decreased. The set o f experiments
performed and results are shown in Table 17. The experiments are performed on a
substrate with patterned resist (Table 18). This is done to achieve the closest possible
results to the actual process during lift off o f W.
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Replacing Sputter Deposition of the Tantalum Pentoxide Solid Electrolyte with
Atomic Layer Deposition (ALD) Technology
For better film thickness uniformity and better conformity, ALD [114] technology would
be useful to explore as an alternative to the sputtered Ta20s layer. ALD has excellent
properties like conformal self-limiting deposition over large areas. It is superior to many
deposition techniques when it comes to control o f the film thickness and composition of
the film deposited. It is comparatively a slow process but it is useful for depositions
where small thicknesses are required with the highest accuracy. For the Pt/Ta20s/Cu
device stack, a target thickness o f 16 nm Ta 2 0 s solid electrolyte is deposited using
sputtered Ta20s. For superior control over this Ta20s thickness, an ALD deposition
process would be the preferred method. Along with the film, non-uniformity sputtered
films also suffer from Ar gas incorporation into the sputtered layer during deposition.
Sputter technique offers flexible parameters to be changed during deposition for better
control over the film. Nevertheless, for the same reason it is an extremely complicated
system. Any change in one o f the parameters may lead to a completely different film.
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APPENDIX
Details of Fabrication P ro ce d u res
Lithography
AZ5214
1. Clean : DI rinse, nitrogen dry
2. Dehydration bake : if cleaned with DI water
3. Prime : optional not done in our case
4. Coat: 4000 rpm (1.15 pm thick coat)
5. Soft bake: 110 °C for 1 min
6. Expose: vac. Exposure dose = 56 mJ/cm2 (X = 405 nm)
7. PEB(Post exposure bake): 115 C for 120 sec
8. Flood exposure without mask, dose = 375 mJ/cm2
9. Develop: MF319, 60-90 sec (60 sec worked just fine)

LOR 3A lift-off resist
1. Clean wafer
2. Coat: LOR-3A , 3000 rpm for 40 sec(300 nm thick)
3. Bake: 200 °C for 5 min
4. S 1813 coat: Spin coat at 4000 rpm for 45 sec (1.2 micron)
5. Soft bake: 115 °C for 1 min
6. Expose: vac. Exposure, dose =1 1 0 mJ/cm2
7. Develop: MF 319 for 1 min and 30 sec
8. Bake: 115 °C for 1 min
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S 1813
1. Clean wafer
2. S 1813 coat: Spin coat at 4000 rpm for 45 sec (1.2 micron)
3. Soft bake: 115 °C for 1 min
4. Expose: vac. Exposure, dose =1 1 0 mJ/cm2
5. Develop: MF 319 for 1 min
6. Bake: 115 °C for 1 min
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Etching Recipes
Table 1. Recipe for anisotropic etching o f SiR ecipe
A nisotropic etching o f
Si

RIE#2

RIE#2

25 seem

25 seem

25 seem

25 seem

25 seem

25 seem

Pressure

lOmtorr

lOmtorr

lOmtorr

P ow er

80 watt

160 watt

2 0 0 watt

Time

5 min

lOmin

5 min

Etch rate

9 6 .6 nm /m in

107.6 nm /m in

113 nm /m in

Remarks

This was done to test This was done to test the This was done to test the
the recipe for 80W. recipe. S I813 used as the recipe for 200W to get
better anisotropy
66nm
mask

Equipment

RIE#2

G ases
sf6
C H F3

Table 2. Recipe for anisotropic etching o f Si3N4 in an ICP etcher.
R ecipe
A nisotropic
etching
of
S iO N /S i3N 4

Equipment

ICP etcher

G ases
sf6

10 seem

chf3

90 seem

Pressure

15 mtorr

RF Pow er

25 W

ICP Power

2000 W

D C B ias

125 V

Remarks
Table 3. Recipe for anisotropic etching o f Si3N4 in R1E.
R ecipe
A nisotropic etching o f Si3N 4

Equipment

RIE

G ases

o2

5 seem

chf3

50 seem

Pressure

40 mtorr

P ow er

20 0 W

Dc bias

420 V
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Table 4. Recipe for C r etching in ICP etcher.
R ecipe

Cr etch

Equipment

ICP etcher

G ases

He

42 seem

C l2

50 seem

o2

8 seem

Pressure

12 mtorr

RF Power

6W

ICP Pow er

1200 W

DC Bias

55 V

Etch rate

3 0 nm /m in

Remarks
Table 5. Recipe for descum.
R ecipe

D escum

Equipment

RIE#1

G ases

o2

30 seem

Pressure

6 00 mtorr

Power

I0QW

B ias

90 V

Etch rate

20 nm/min

Remarks
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Deposition Recipes
Table 6 . Recipe for sputtered Ta deposition.
R ecipe

Ta deposition

Equipment

Sputter

B ase pressure

Ar flow

3 x l 0 ‘6torr

SO seem

Pre-sputter

60 sec

Deposition pressure

4.8 mtorr

RF pow er

300 W

DC bias

351V

D ep osition rate

Remarks

Adhesion layer between
Pt and Si02

Table 7. Recipe for sputtered Pt deposition.
R ecipe

Pt deposition

Equipment

Sputter

B ase pressure

Ar flow

3 x 1 0~6 torr

35 seem

Pre-sputter

60sec

Deposition pressure

4.25 mtorr

DC A m p

0.25 A

DC bias

349 V

D ep osition rate

~ 2 A /sec

Remarks
Table 8 . Recipe for sputtered Ta2Qs deposition
R ecipe

Ta 2 0 5 deposition

Equipment

Sputter

B ase pressure

Ar flow

3xl0~6 ton-

50 seem

Pre-sputter

60 sec

Deposition pressure

3.8 mtorr

RF pow er

3 00 W

DC bias

207 V - 1 4 7 V

D ep osition rate

1 A /sec

Remarks
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Table 9. Recipe for sputtered Cu deposition (dep. rate = 1.8 A/s)

Recipe
Equipment
Base pressure
Ar flow
Pre-sputter
Deposition pressure
CD current
DC bias
RF substrate bias
Deposition rate
Remarks

Cu deposition
Sputter
3xl0~6torr
35 seem
20 sec
4.18 mtorr
0.25 A

1.8 A/s

Table 10. Recipe for sputtered Cu deposition (dep. rate = 16 A/s)

Recipe
Equipment
Base pressure
Ar flow
Pre-sputter
Deposition pressure
CD current
DC bias

Cu deposition
Sputter
3x1 O'6ton
35 seem
20 sec
4.18 mtorr
1.25 A
386 V

Table 11. Recipe for sputtered Cu deposition with substrate bias.

Recipe
Equipment
Base pressure
Ar flow
Pre-sputter
Deposition pressure
CD current
DC bias
RF substrate bias
Deposition rate
Remarks

Cu deposition
Sputter
3x1 O'6ton35 seem
20 sec
4.18 mtorr
1.25 A
386 V
5 W/ 78 V
RF bias added
improve adhesion

Table 12. Recipe for Cr deposition with ebeam.

Recipe
Equipment
Base pressure
Deposition rate
Remarks

Cr deposition
ebeam
3xl0"6ton
1.5 A/sec

to
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Table 13. Recipe for sputtered C r deposition.

Recipe
Equipment
Base pressure
Ar flow
Deposition pressure
RF power
DC bias
Deposition rate
Remarks

Cr deposition
Sputter
3x1 O'6torr

1.5 A/sec

Table 14. Recipe for PECVD S1 3 N4 deposition.
Recipe
Conformal PECVD Si3N4
Deposition

Equipment
Gases
SiH4
n2
nh 3
Pressure
Power
Tem perature
Average dep. rate
DC bias

PECVD
160 seem
150 seem
5
900 mtorr
50 w att
300 °C
11-15 nm/min
5-7 V

Table 15. RF sputter deposition of W.

Recipe
Equipment
Base pressure
Ar flow
Deposition pressure
RF power
DC bias
Deposition rate
Remarks

W deposition
Sputter
3x10~6torr
35 seem
3.8 mtorr
500 W

1.7 A/sec

Table 16. DC sputter deposition of W.

Recipe
Equipment
Base pressure
Ar flow
Pre-sputter
Deposition pressure
DC Amp
DC bias
Deposition rate
Resistivity

W deposition
Sputter
3x 1O'6torr
35 seem

2.4 mtorr
1.5 A
-7.2 A/sec
20 pQ.cm

Table 17. Experiments to achieve low resistivity W.

SN

Pre Sputter Start
spatter seem pressure
torr
SCCM

DC
DC
DC
current voltage power
V
set
Amp
460
578
1.25

1

5

5

3x10-*

2
3
4
5

1
3
4
5

1
3
4
4

3x1 (H
3x10-*
3x10-*
3x10-*

1.25
1.25
1.25
1.25

600
600
600

6

5

5

1.74x10-*

1.5

470

Deposition
pressure
mtorr
0.744

—

—

714

3.8
—

—

—

Deposition Resistivity•
ft.m
rate
A/sec

1.23xlO'3

0.773

—

4.48

Remarks

8xl07 X20 more than the
bulk
No plasma
No plasma
No plasma
Pre-sputteringwent
fine but the plasma
could not sustain the
4 seem sputter
2.13x107 X4 more than bulk
and x2 more than
thin film sputtered W

Tabic 18. List of recipes explored for sputter W with resist.

2

5

3x10-6

1.25

460

578

0.744

Deposi Resistivity
tion
Ohm.m
rate
A/sac
4.2
llx lO '7
/I5 .5 1 x l0 '7
3.8
8 x l0 ‘7

3

5

8.74xlO ?

1.25

458-468

574-588

0.728-0.785

4.6

3.5xl0‘7

8.95xl0'7

1.5

458-471

693-712

0.767-0.791

5.5

3 .5 x l0 7
/2 .5 6 x l0 '7

SN

DC power Deposition
pressure
mtorr

3x101-6

DC
DC
current voltage
set
V
Amp____________
460-464
1.25

578-582

0.738

PreSputt Start
sputter ar
pressure
SCCM seem torr

5

5

2.8X10*6

1.5

475-484

748-731

0.854-0.874

5

7 x l0 7

6

5

1.74x10 s

1.5

470

714

0.773

4.48

2 .1 3 x l0 7

Remarks

100 secs/ very stable
X20 m ore than the
bulk
Lift of fine/ did not
run after 300 secs
100secsx2/ 1 min
gap/ stab le/ lift off
fine
Did not run after 250
secs/affects resist
X4 m ore than bulk
and x2 m ore than
thin film sputtered W
Not stable stops after
300secs
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